SLVSFZ4A December 2020 – February 2021 TPS929121-Q1
PRODUCTION DATA
The TPS929121-Q1 supports using REF pin as chip-select during EEPROM programming. Considering multiple TPS929121-Q1 devices connected on one FlexWire bus before burning EEPROM, the slave address for all TPS929121-Q1 are all same before programming in case internal EEPROM register EEP_DEVADDR is used for slave address setup. The EEPROM burning instruction can be sent to target TPS929121-Q1 by pulling the REF pin of the target TPS929121-Q1 to 5 V. Once the REF pin is pulled up to 5 V, the TPS929121-Q1 ignores the device address set up by ADDR2/ADDR1/ADDR0 pins or EEPROM programmed device address in EEP_DEVADDR. The master controller must send out data to target TPS929121-Q1 with device address as 0h and not in broadcast mode (Write 0 to bit 6 in device address byte).