ZHCSLS0B July 2022 – April 2024 TPS929240-Q1
PRODUCTION DATA
请参考 PDF 数据表获取器件具体的封装图。
The CRC data byte follows the data byte as the final byte in the end of one data transaction to ensure the TPS929240-Q1 correctly receiving all the data bytes from master controller. The master controller must calculate the CRC value for all bytes binary code including device address byte, register address byte, data bytes and sends it to TPS929240-Q1 to end the one time communication. The TPS929240-Q1 receives all bytes data, calculates the CRC and compares the calculated CRC code with received CRC code. If two CRC codes do not match each other, the TPS929240-Q1 ignores the data transaction and waits for the next data transaction without reset FlexWire watchdog timer, WDTIMER. The CRC algorithm is the same to the EEPROM CRC diagnostics as described in EEPROM CRC Error in NORMAL state. The initial code for CRC is FFh as well.
BIT | FIELD | DESCRIPTION |
---|---|---|
0 - 7 | CRC | CRC Residual |