ZHCSLS0B July 2022 – April 2024 TPS929240-Q1
PRODUCTION DATA
请参考 PDF 数据表获取器件具体的封装图。
When the T(J) rises too high above T(TSD2), typical 180°C typically, the TPS929240-Q1 turns off the internal linear regulator, VLDO output to shutdown all the analog and digital circuit. The ERR pin is pulled down by constant current sink to report the fault, and the FLAG_POR and FLAG_ERR are all set to 1.
When the T(J) drops below T(TSD2) – T(TSD2_HYS), the TPS929240-Q1 restarts from POR state with all the registers cleared to default value and ERR pin released. The master controller must write 1 to CLRPOR to clear both FLAG_POR and FLAG_ERR after fault removal. The CLRPOR bit automatically returns to 0.