ZHCSOO7A August 2021 – November 2021 TPSM8A28 , TPSM8A29
PRODUCTION DATA
When the device is disabled through EN, it enables the output voltage discharge mode. This mode forces both high-side and low-side FETs to latch off, but turns on the discharge FET, which is connected from SW to PGND, to discharge the output voltage. Once the FB voltage drops below 100 mV, the discharge FET is turned off.
The output voltage discharge mode is activated by any of below fault events: