ZHCSNL3A December 2021 – November 2023 TPSM8D6C24
PRODUCTION DATA
The TPSM8D6C24 device uses an average current-mode control architecture with independently programmable current error integration and voltage error integration loops. This architecture provides similar performance to peak current-mode control without restricting the minimum on-time or minimum off-time control, allowing the gain selection of the current loop to effectively set the slope compensation. For help selecting compensation values, customers can use the TPS546x24A Compensation and Pin-Strap Resistor Calculator design tool.