ZHCSHL5C February 2018 – September 2019 TS3USBCA4
PRODUCTION DATA.
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
---|---|---|---|---|---|---|
Power | ||||||
ICC | Supply Current | OEn = L, DEVICE_ENABLE = 1 | 45 | 75 | μA | |
IOFF_I2C | Device Shutdown Current | OEn = L, DEVICE_ENABLE = 0 | 17 | 40 | μA | |
IOFF_OEN | Device Shutdown Current | OEn = 3.6 V | 0.05 | 5.5 | μA | |
Device Shutdown Current | OEn = 1.4 V | 4 | 80 | μA | ||
SEL0, SEL1 | ||||||
VIH | Input-high voltage | 1.4 | V | |||
VIL | Input-low voltage | 0.4 | V | |||
IIH | Input-high current | VIN = VCC | 3.5 | µA | ||
IIL | Input-low current | VIN = 0 V | 1 | µA | ||
RPD | Pull-down resistor | 1.6 | 3.0 | 5.8 | MΩ | |
FLIP | ||||||
VIH | Input-high voltage | 1.4 | V | |||
VIL | Input-low voltage | 0.4 | V | |||
IIH | Input-high current | VIN = VCC | 3.5 | µA | ||
IIL | Input-low current | VIN = 0 V | 1 | µA | ||
RPD | Pull-down resistor | 1.6 | 3.0 | 5.8 | MΩ | |
OEn | ||||||
VIH | Input-high voltage | 1.5 | V | |||
VIL | Input-low voltage | 0.4 | V | |||
IIH | Input-high current | VIN=VCC | 1 | µA | ||
IIL | Input-low current | VIN=0 V | 8 | µA | ||
RPU | Pull-up resistor | 0.6 | 1.1 | 2.5 | MΩ | |
I2C_EN | ||||||
VIH | Input-high voltage | 0.9 | VCC | |||
VIMH | Upper bound of mid-level input voltage. Higher input may be intepreted as logic HIGH. | 0.58 | VCC | |||
VIML | Lower bound of mid-level input voltage. Lower input may be intepreted as logic LOW. | 0.42 | VCC | |||
VIL | Input-low voltage | 0.14 | VCC | |||
IIH | Input-high current | 3.5 | µA | |||
IIM | Mid-level input current | 1.6 | µA | |||
IIL | Input-low current | 1 | µA | |||
RPD | Pull-down resistor | 1.6 | 3.0 | 5.8 | MΩ | |
I2C Control Pins SCL, SDA | ||||||
VIH_I2C | High-level input voltage | I2C mode | 1.3 | VI2C | V | |
VIL_I2C | Low-level input voltage | I2C mode | 0 | 0.5 | V | |
VOL_I2C | Low-level output voltage | I2C mode; IOL_I2C = 3 mA | 0 | 0.4 | V | |
IOL_I2C | Low-level output current | I2C mode; VOL_I2C = 0.4 V | 4 | mA | ||
II_I2C | Input current on SDA pin | 0.1*VI2C < Input voltage < 3.6 V | -5 | 5 | µA | |
CI_I2C | Input capacitance | 0.5 | 10 | pF | ||
C(I2C_FM_BUS) | I2C bus capacitance for FM (400 kHz) | 150 | pF | |||
R(EXT_I2C_FM) | External pull up resistors on both SDA and SCL for FM (400 kHz) | C(I2C_FM_BUS) = 150 pF | 620 | 1500 | 2200 | Ω |
SBU1, SBU2 | ||||||
CSBU_HS | Single-ended capacitance at 500MHz looking into SBU pin | VIN = 0 V, outputs open, high-speed path enabled | 4 | 11 | 13 | pF |
CSBU_AUDIO | Single-ended capacitance at 500MHz looking into SBU pin | VIN = 0 V, outputs open, audio path enabled; TA = 25°C; VCC = 3.3 V | 8 | 10 | 14 | pF |
CSBU_OFF | Single-ended capacitance at 500MHz looking into SBU pin | VIN = 0 V, outputs open, OEn=H; TA = 25°C; VCC = 3.3 V | 11 | 14 | 17 | pF |
RPD | Pull-down resistor | 0.8 | 1.6 | 3.3 | MΩ | |
LnA, LnB, LnC: HIGH-SPEED PATH | ||||||
VI_HS | Single-ended HS input voltage | -0.3 | 3.6 | V | ||
CHS_ON | Single-ended capacitance at 500 MHz looking into HS pins | VIN = 0 V, outputs open, high-speed path enabled | 8.5 | 10.5 | pF | |
CHS_AUDIO | Single-ended capacitance at 500 MHz looking into HS pins | VIN = 0 V, outputs open, audio path enabled; TA = 25°C; VCC = 3.3 V | 1.7 | 2 | pF | |
CHS_OFF | Single-ended capacitance at 500 MHz looking into HS pins | VIN = 0 V, outputs open, OEn=H; TA = 25°C; VCC = 3.3 V | 1.7 | 2 | pF | |
RON_HS | ON resistance | VIN = 0 V, IO = -40 mA | 4.9 | 7.5 | Ω | |
ΔRON_HS | ON resistance match between pairs of the same channel | VIN ≤ 0 V, IO = -40 mA | 0.65 | Ω | ||
RON_FLAT_HS | ON resistance flatness (RON_HS(MAX) - RON_HS(MIN)) | 0 V ≤ VIN ≤ 3.6 V, IO = -40 mA | 1.35 | Ω | ||
BWHS | -3-dB bandwidth | RL = 50 Ω, VIN = 0 V; TA = 25°C; VCC = 3.3 V | 450 | 510 | 670 | MHz |
RJHS | Additive random jitter | RL = 50 Ω, 10 kHz to 20 MHz offset, f = 100 MHz; TA = 25°C; VCC = 3.3 V | 0.012 | ps-RMS | ||
MIC_GND1, MIC_GND2: AUDIO PATH | ||||||
VI_MIC | MIC input voltage | -0.3 | 3.6 | V | ||
CAUDIO_ON | Single-ended capacitance at 500MHz looking into the MIC_GND pins | VIN = 0 V, outputs open, audio path enabled; TA = 25°C; VCC = 3.3 V | 9.5 | 12 | pF | |
CAUDIO_HS | Single-ended capacitance at 500MHz looking into the MIC_GND pins | VIN = 0 V, outputs open, high-speed path enabled; TA = 25°C; VCC = 3.3 V | 11.5 | 16 | pF | |
CAUDIO_OFF | Single-ended capacitance at 500MHz looking into the MIC_GND pins | VIN = 0 V, outputs open, OEn=H; TA = 25°C; VCC = 3.3 V | 12.5 | 14.5 | pF | |
RON_AUDIO | ON resistance for AUDIO path | VIN = 0 V, IO = -75 mA | 50 | 80 | mΩ | |
BWAUDIO | -3-dB bandwidth | RL = 50 Ω, VIN = 0 V; TA = 25°C; VCC = 3.3 V | 580 | 630 | 720 | MHz |
PSR217 | Power supply rejection | RL = 50 Ω, VIN = 3.3 V ± 200 mVPP, f = 217 Hz | -105 | -96 | dB | |
PSR1K | RL = 50 Ω, VIN = 3.3 V ± 200 mVPP, f = 1 kHz | -96 | -90 | dB | ||
PSR20K | RL = 50 Ω, VIN = 3.3 V ± 200 mVPP, f = 20 kHz | -85 | -81 | dB | ||
THD200_MIC | Total harmonic distortion | RS=600Ω, RL=600Ω, VIN=1.8V±200mVPP, f=20HZ~20kHz; TA = 25°C; VCC = 3.3 V | 0.006 | % | ||
THD500_MIC | Total harmonic distortion | RS=600Ω, RL=600Ω, VIN=1.8V±500mVPP, f=20Hz~20kHz; TA = 25°C; VCC = 3.3 V | 0.003 | % | ||
XTALK_MICGND | Crosstalk between MIC and AGND | VIN = 200 mVPP, f = 20 Hz – 20 kHz, RL = 50 Ω; TA = 25°C; | -110 | -90 | dB | |
ISOOFF_MICGND | OFF isolation | VIN = 200 mVPP, f = 20 Hz – 20 kHz, RL = 50 Ω; TA = 25°C; | -73 | -67 | dB |