ZHCSCV1A June 2014 – July 2014 TSC2013-Q1
PRODUCTION DATA.
PIN | I/O | ADC | DESCRIPTION | ||
---|---|---|---|---|---|
NAME | RSA | PW | |||
AD0 | 16 | 1 | I | D | I2C bus TSC address input bit 0 |
AD1 | 3 | 4 | I | D | I2C bus TSC address input bit 1 |
AGND | 9 | 10 | — | — | Analog, digital, and ESD ground(1) |
AUX | 8 | 9 | — | A | Auxiliary channel |
DGND | 6 | 7 | — | — | No internal connection. Connect this pin to analog ground for mechanical stability. |
I/OVDD | 7 | 8 | I | — | Digital interface voltage |
PINTDAV | 4 | 5 | O | D | Interrupt output. Data available or the pen-detect interrupt (PENIRQ), depending on setting. Pin polarity is active-low. |
RESET | 5 | 6 | I | D | External hardware reset input (active-low). |
SDA | 1 | 2 | I/O | D | Serial data I/O |
SCL | 2 | 3 | I | D | Serial clock |
SNSGND | 15 | 16 | — | — | Sensor driver return |
SNSVDD/VREF | 10 | 11 | I | — | Power supply for sensor drivers and other analog blocks |
X+ | 11 | 12 | — | A | X+ channel |
X– | 13 | 14 | — | A | X– channel |
Y+ | 12 | 13 | — | A | Y+ channel |
Y– | 14 | 15 | — | A | Y– channel |