SLLSFB2
April 2020
TUSB1146
PRODUCTION DATA.
1
Features
2
Applications
3
Description
Device Images
Simplified Schematics
4
Revision History
5
TUSB1146 Pin Configuration and Functions
TUSB1146 Pin Functions
6
Specifications
6.1
Absolute Maximum Ratings
6.2
ESD Ratings
6.3
Recommended Operating Conditions
6.4
Thermal Information
6.5
Power Supply Characteristics
6.6
Control I/O DC Electrical Characteristics
6.7
USB and DP Electrical Characteristics
6.8
DCI Electrical Characteristics
6.9
Timing Requirements
6.10
Switching Characteristics
6.11
Typical Characteristics
7
Parameter Measurement Information
8
Detailed Description
8.1
Overview
8.2
Functional Block Diagram
8.3
Feature Description
8.3.1
USB 3.1
8.3.2
DisplayPort
8.3.3
4-level Inputs
8.3.4
Receiver Linear Equalization
8.4
Device Functional Modes
8.4.1
Device Configuration in GPIO Mode
8.4.2
Device Configuration In I2C Mode
8.4.3
DisplayPort Mode
8.4.4
Linear EQ Configuration
8.4.5
VOD modes
8.4.5.1
Linearity VOD
8.4.5.2
Limited VOD
8.4.6
Transmit Equalization
8.4.7
USB3.1 Modes
8.4.8
Downstream Facing Port Adaptive Equalization
8.4.8.1
Fast Adaptive Equalization in I2C Mode
8.4.8.2
Full Adaptive Equalization
8.5
Programming
8.5.1
Transition between Modes
8.5.2
Pseudocode Examples
8.5.2.1
Fast AEQ with linear redriver mode
8.5.2.2
Fast AEQ with limited redriver mode
8.5.2.3
Full AEQ with linear redriver mode
8.5.2.4
Full AEQ with limited redriver mode
8.5.3
TUSB1146 I2C Address Options
8.5.4
TUSB1146 I2C Slave Behavior
8.6
Register Maps
8.6.1
TUSB1146 Registers
8.6.1.1
General_1 Register (Offset = 0xA) [reset = 0x1]
Table 13.
General_1 Register Field Descriptions
8.6.1.2
DCI_TXEQ_CTRL Register (Offset = 0xB) [reset = 0x6C]
Table 14.
DCI_TXEQ_CTRL Register Field Descriptions
8.6.1.3
DP01EQ_SEL Register (Offset = 0x10) [reset = 0x0]
Table 15.
DP01EQ_SEL Register Field Descriptions
8.6.1.4
DP23EQ_SEL Register (Offset = 0x11) [reset = 0x0]
Table 16.
DP23EQ_SEL Register Field Descriptions
8.6.1.5
DisplayPort_1 Register (Offset = 0x12) [reset = 0x0]
Table 17.
DisplayPort_1 Register Field Descriptions
8.6.1.6
DisplayPort_2 Register (Offset = 0x13) [reset = 0x0]
Table 18.
DisplayPort_2 Register Field Descriptions
8.6.1.7
AEQ_CONTROL1 Register (Offset = 0x1C) [reset = 0xF0]
Table 19.
AEQ_CONTROL1 Register Field Descriptions
8.6.1.8
AEQ_CONTROL2 Register (Offset = 0x1D) [reset = 0x20]
Table 20.
AEQ_CONTROL2 Register Field Descriptions
8.6.1.9
AEQ_LONG Register (Offset = 0x1E) [reset = 0x77]
Table 21.
AEQ_LONG Register Field Descriptions
8.6.1.10
USBC_EQ Register (Offset = 0x20) [reset = 0x0]
Table 22.
USBC_EQ Register Field Descriptions
8.6.1.11
SS_EQ Register (Offset = 0x21) [reset = 0x0]
Table 23.
SS_EQ Register Field Descriptions
8.6.1.12
USB3_MISC Register (Offset = 0x22) [reset = 0x44]
Table 24.
USB3_MISC Register Field Descriptions
8.6.1.13
USB_STATUS Register (Offset = 0x24) [reset = 0x41]
Table 25.
USB_STATUS Register Field Descriptions
8.6.1.14
VOD_CTRL Register (Offset = 0x32) [reset = 0x40]
Table 26.
VOD_CTRL Register Field Descriptions
8.6.1.15
AEQ_STATUS Register (Offset = 0x3B) [reset = 0x0]
Table 27.
AEQ_STATUS Register Field Descriptions
9
Application and Implementation
9.1
Application Information
9.2
Typical Application
9.2.1
Design Requirements
9.2.2
Detailed Design Procedure
9.2.2.1
USB and DP Upstream Facing Port (USB Host / DP GPU to USB-C receptacle) Configuration
9.2.2.2
USB Downstream Facing Port (USB-C receptacle to USB Host) Configuration
9.2.2.2.1
Fixed Equalization
9.2.2.2.2
Fast Adaptive Equalization
9.2.2.2.3
Full Adaptive Equalization
9.2.3
Application Curve
9.3
System Examples
9.3.1
USB 3.1 Only
9.3.2
USB 3.1 and 2 Lanes of DisplayPort
9.3.3
DisplayPort Only
10
Power Supply Recommendations
11
Layout
11.1
Layout Guidelines
11.2
Layout Example
12
Device and Documentation Support
12.1
Receiving Notification of Documentation Updates
12.2
Community Resources
12.3
Trademarks
12.4
Electrostatic Discharge Caution
12.5
Glossary
13
Mechanical, Packaging, and Orderable Information
封装选项
机械数据 (封装 | 引脚)
RNQ|40
MPQF457A
散热焊盘机械数据 (封装 | 引脚)
订购信息
sllsfb2_oa
sllsfb2_pm
7
Parameter Measurement Information
Figure 17.
I
2
C Timing Diagram Definitions
Figure 18.
USB3.1 to 4-Lane DisplayPort in GPIO Mode
Figure 19.
Propagation Delay
Figure 20.
Electrical Idle Mode Exit and Entry Delay
Figure 21.
Output Rise and Fall Times
Figure 22.
AUX to SBU Switch ON Timing Diagram
Figure 23.
AUX to SBU Switch OFF Timing Diagram
Figure 24.
DCI Clock Propagation Delay
Figure 25.
SSRX Limited De-emphasis Only
Figure 26.
SSRX Limited Pre-Shoot Only
Figure 27.
Power-On Timing
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP
|
米乐app下载官网(中国)|ios|Android/通用版APP最新版
|
米乐|米乐·M6(中国大陆)官方网站
|
千亿体育登陆地址
|
华体会体育(中国)HTH·官方网站
|
千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载
|
18新利网v1.2.5|中国官方网站
|
bob电竞真人(中国官网)安卓/ios苹果/电脑版【1.97.95版下载】
|
千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装
|