ZHCSG75E April 2017 – April 2018 TUSB544
PRODUCTION DATA.
Table 11 lists the memory-mapped registers for the TUSB544. All register offset addresses not listed in Table 11 should be considered as reserved locations and the register contents should not be modified.
Offset | Acronym | Register Name | Section |
---|---|---|---|
Ah | GENERAL_4 | General Registers 4 | Go |
Bh | GENERAL_5 | General Register 5 | Go |
Ch | GENERAL_6 | General Register 6 | Go |
10h | DISPLAYPORT_1 | DisplayPort Control/Status Registers 1 | Go |
11h | DISPLAYPORT_2 | DisplayPort Control/Status Registers 2 | Go |
12h | DISPLAYPORT__3 | DisplayPort Control/Status Registers 3 | Go |
13h | DISPLAYPORT_4 | DisplayPort Control/Status Registers 4 | Go |
1Bh | DISPLAYPORT_5 | DisplayPort Control/Status Registers 5 | Go |
20h | USB3.1_1 | USB3.1 Control/Status Registers 1 | Go |
21h | USB3.1_2 | USB3.1 Control/Status Registers 2 | Go |
22h | USB3.1_3 | USB3.1 Control/Status Registers 3 | Go |
23h | USB3.1_4 | USB3.1 Control/Status Registers 4 | Go |
Complex bit access types are encoded to fit into small table cells. Table 12 shows the codes that are used for access types in this section.
Access Type | Code | Description |
---|---|---|
Read Type | R | The field can be read by software |
H | The field can be read by software but hardware may autonomously update the field. | |
Write Type | W | The field can be written by software. |
1S | The field can only be set by a write of one. Writes of zero to the field have no effect. | |
1C | The field can only be cleared by a write of one. Writes of zero to the field have no effect. | |
1SH | The field can only be set by a write of one but hardware will later autonomously clear the field. Writes of zero to the field have no effect. | |
Reset or default value | -n | Value after reset or the default value |