ZHCSGZ9G October 2017 – November 2022 TUSB564
PRODUCTION DATA
For this design example, use the parameters shown in Table 9-1.
PARAMETER | VALUE |
---|---|
A to B PCB trace length, XAB | 12 inches |
C to D PCB trace length, XCD | 12 inches |
E to F PCB trace length, XEF | 2 inches |
G to H PCB trace length, XGH | 2 inches |
PCB trace width | 4 mils |
AC-coupling capacitor (75 nF to 265 nF) | 100 nF |
VCC supply (3 V to 3.6 V) | 3.3 V |
I2C Mode or GPIO Mode | I2C Mode. (I2C_EN pin != "0") |
1.8V or 3.3V I2C Interface | 3.3V I2C. Pull-up the I2C_EN pin to 3.3V with a 1K ohm resistor. CTL1, EQ[1:0], SSEQ[1:0], and DPEQ[1:0] pin unconnected. |
EQ setting for DisplayPort Lanes | EQ Setting # 5 (Register 0x0A[4] = 1'b1, 0x10 = 0x55; 0x11 = 0x55) |
EQ setting for Downstream USB Data Path | EQ Setting # 6 (Register 0x0A[4] = 1'b1, 0x20 = 0x66) |
EQ setting for Upstream USB Data Path | EQ Setting # 6 (Register 0x0A[4] = 1'b1, 0x21 = 0x08) |