SLUSDE1E September   2018  – November 2024 UCC21540 , UCC21540A , UCC21541 , UCC21542

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Device Comparison Table
  6. 5 Pin Configuration and Functions
    1. 5.1 Pin Configuration and Functions
    2. 5.2 UCC21542 Pin Functions
  7. 6 Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  Power Ratings
    6. 6.6  Insulation Specifications
    7. 6.7  Safety-Limiting Values
    8. 6.8  Electrical Characteristics
    9. 6.9  Switching Characteristics
    10. 6.10 Insulation Characteristics Curves
    11. 6.11 Typical Characteristics
  8. 7 Parameter Measurement Information
    1. 7.1 Minimum Pulses
    2. 7.2 Propagation Delay and Pulse Width Distortion
    3. 7.3 Rising and Falling Time
    4. 7.4 Input and Disable Response Time
    5. 7.5 Programmable Dead Time
    6. 7.6 Power-Up UVLO Delay to OUTPUT
    7. 7.7 CMTI Testing
  9. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 VDD, VCCI, and Under Voltage Lock Out (UVLO)
      2. 8.3.2 Input and Output Logic Table
      3. 8.3.3 Input Stage
      4. 8.3.4 Output Stage
      5. 8.3.5 Diode Structure in the UCC2154x
    4. 8.4 Device Functional Modes
      1. 8.4.1 Disable Pin
      2. 8.4.2 Programmable Dead Time (DT) Pin
        1. 8.4.2.1 DT Pin Tied to VCCI
        2. 8.4.2.2 Connecting a Programming Resistor between DT and GND Pins
  10. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Designing INA/INB Input Filter
        2. 9.2.2.2 Select Dead Time Resistor and Capacitor
        3. 9.2.2.3 Select External Bootstrap Diode and Its Series Resistor
        4. 9.2.2.4 Gate Driver Output Resistor
        5. 9.2.2.5 Gate to Source Resistor Selection
        6. 9.2.2.6 Estimating Gate Driver Power Loss
        7. 9.2.2.7 Estimating Junction Temperature
        8. 9.2.2.8 Selecting VCCI, VDDA/B Capacitor
          1. 9.2.2.8.1 Selecting a VCCI Capacitor
          2. 9.2.2.8.2 Selecting a VDDA (Bootstrap) Capacitor
          3. 9.2.2.8.3 Select a VDDB Capacitor
        9. 9.2.2.9 Application Circuits with Output Stage Negative Bias
      3. 9.2.3 Application Curves
  11. 10Power Supply Recommendations
  12. 11Layout
    1. 11.1 Layout Guidelines
      1. 11.1.1 Component Placement Considerations
      2. 11.1.2 Grounding Considerations
      3. 11.1.3 High-Voltage Considerations
      4. 11.1.4 Thermal Considerations
    2. 11.2 Layout Example
  13. 12Device and Documentation Support
    1. 12.1 Third-Party Products Disclaimer
    2. 12.2 Documentation Support
      1. 12.2.1 Related Documentation
    3. 12.3 Receiving Notification of Documentation Updates
    4. 12.4 Support Resources
    5. 12.5 Trademarks
    6. 12.6 Electrostatic Discharge Caution
    7. 12.7 Glossary
  14. 13Revision History
  15. 14Mechanical, Packaging, and Orderable Information

封装选项

请参考 PDF 数据表获取器件具体的封装图。

机械数据 (封装 | 引脚)
  • DW|16
散热焊盘机械数据 (封装 | 引脚)
订购信息

6.8 Electrical Characteristics

VVCCI = 3.3 V or 5.0 V, 0.1-µF capacitor from VCCI to GND and 1-µF capacitor from VDDA/B to VSSA/B, VVDDA = VVDDB = 15 V, 1-µF capacitor from VDDA and VDDB to VSSA and VSSB, DT pin tied to VCCI, CL = 0 pF, TA = –40°C to +125°C unless otherwise noted(1)(2).
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
SUPPLY CURRENTS
IVCCI VCCI quiescent current VINA = 0 V, VINB = 0 V 1.5 2.0 mA
IVDDA, IVDDB VDDA and VDDB quiescent current VINA = 0 V, VINB = 0 V 1.0 2.5 mA
IVCCI VCCI operating current current per channel (f = 500-kHz, 50% duty cycle) 3.0 3.5 mA
IVDDA, IVDDB VDDA and VDDB operating current current per channel (f = 500 kHz, 50% duty cycle), CL = 100 pF 2.5 4.2 mA
VCC SUPPLY VOLTAGE UNDERVOLTAGE THRESHOLDS
VVCCI_ON UVLO Rising threshold 2.55 2.7 2.85 V
VVCCI_OFF UVLO Falling threshold 2.35 2.5 2.65 V
VVCCI_HYS UVLO Threshold hysteresis 0.2 V
UCC21540A, UCC21542A VDD SUPPLY VOLTAGE UNDERVOLTAGE THRESHOLDS (5-V UVLO)
VVDDA_ON, VVDDB_ON UVLO Rising threshold 5.7 6.0 6.3 V
VVDDA_OFF, VVDDB_OFF UVLO Falling threshold 5.4 5.7 6.0 V
VVDDA_HYS, VVDDB_HYS UVLO Threshold hysteresis 0.3 V
UCC21540, UCC21541, UCC21542 VDD SUPPLY VOLTAGE UNDERVOLTAGE THRESHOLDS (8-V UVLO)
VVDDA_ON, VVDDB_ON UVLO Rising threshold 7.7 8.5 8.9 V
VVDDA_OFF, VVDDB_OFF UVLO Falling threshold 7.2 7.9 8.4 V
VVDDA_HYS, VVDDB_HYS UVLO Threshold hysteresis 0.6 V
INA, INB, AND DISABLE
VINAH, VINBH, VDISH Input high threshold voltage 1.2 1.8 2 V
VINAL, VINBL, VDISL Input low threshold voltage 0.8 1 1.2 V
VINA_HYS, VINB_HYS, VDIS_HYS Input threshold hysteresis 0.8 V
OUTPUT
IOA+, IOB+ UCC21540/A, UCC21542/A
Peak output source current		 CVDD = 10 µF, CLOAD = 0.18 µF, f = 1 kHz, bench measurement 4 A
UCC21541
Peak output source current		 1 1.5
IOA-, IOB- UCC21540/A, UCC21542/A
Peak output sink current		 6 A
UCC21541
Peak output sink current		 1.5 2.5
ROHA, ROHB UCC21540/A, UCC21541, UCC21542/A
Output resistance at high state		 IOUT = –10 mA, ROHA, ROHB do not represent drive pull-up performance. See tRISE in Section 6.9 and Section 8.3.4 for details. 5 Ω
ROLA, ROLB UCC21540/A, UCC21542/A Output resistance at low state IOUT = 10 mA 0.55 Ω
UCC21541 Output resistance at low state 1.3 2.6
VOHA, VOHB Output voltage at high state VVDDA, VVDDB = 15 V, IOUT = –10 mA 14.95 V
VOLA, VOLB UCC21540/A, UCC21542/A Output voltage at low state VVDDA, VVDDB = 15 V, IOUT = 10 mA 5.5 mV
UCC21541 Output voltage at low state 13 26
VOAPDA, VOAPDB Driver output (VOUTA, VOUTB) active pull down VVDDA and VVDDB unpowered, IOUTA, IOUTB = 200 mA 1.6 2 V
DEAD TIME AND OVERLAP PROGRAMMING
Dead time, DT UCC21542/A DT circuit disabled internally Overlap determined by INA, INB
UCC21540/A, UCC21541 DT pin tied to VCCI Overlap determined by INA, INB -
RDT = 10 kΩ 80 100 120 ns
RDT = 20 kΩ 160 200 240
RDT = 50 kΩ 400 500 600
(1) Current direction in the testing conditions are defined to be positive into the pin and negative out of the specified terminal (unless otherwise noted).
(2) Parameters with only a typical value are provided for reference only, and do not constitute part of TI's published device specifications for purposes of TI's product warranty.
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |