ZHCSQE6 October   2023 UCC27332-Q1

PRODUCTION DATA  

  1.   1
  2. 特性
  3. 应用
  4. 说明
  5. Revision History
  6. Pin Configuration and Functions
  7. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Switching Characteristics
    7. 6.7 Timing Diagrams
    8. 6.8 Typical Characteristics
  8. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 VDD Power On Reset
      2. 7.3.2 Input Stage
      3. 7.3.3 Enable Function
      4. 7.3.4 Output Stage
    4. 7.4 Device Functional Modes
  9. Applications and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Driving MOSFET
        1. 8.2.1.1 Design Requirements
        2. 8.2.1.2 Detailed Design Procedure
          1. 8.2.1.2.1 Input-to-Output Configuration
          2. 8.2.1.2.2 Input Threshold Type
          3. 8.2.1.2.3 VDD Bias Supply Voltage
          4. 8.2.1.2.4 Peak Source and Sink Currents
          5. 8.2.1.2.5 Enable and Disable Function
          6. 8.2.1.2.6 Propagation Delay and Minimum Input Pulse Width
          7. 8.2.1.2.7 Power Dissipation
        3. 8.2.1.3 Application Curves
    3. 8.3 Power Supply Recommendations
    4. 8.4 Layout
      1. 8.4.1 Layout Guidelines
      2. 8.4.2 Layout Example
      3. 8.4.3 Thermal Consideration
  10. Device and Documentation Support
    1. 9.1 第三方米6体育平台手机版_好二三四免责声明
    2. 9.2 接收文档更新通知
    3. 9.3 支持资源
    4. 9.4 Trademarks
    5. 9.5 静电放电警告
    6. 9.6 术语表
  11. 10Mechanical, Packaging, and Orderable Information

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

Output Stage

The output stage of the UCC27332-Q1 device is illustrated in Figure 7-2. The UCC27332-Q1 device features a P-Channel on the pull up structure, which delivers the highest peak source current when it is most needed during the Miller plateau region of the power switch turnon transition (when the power switch drain/collector voltage experiences dV/dt). This pull up architecture closely emulates the behavior of the popular industry driver devices UCC2732x. One characteristic of this pull up driver stage architecture is relatively consistent driver output rise and fall times over a wide VDD range.

GUID-20220525-SS0I-R2JF-SLLV-H79VFZRMF4NN-low.svgFigure 7-2 UCC27332-Q1 Gate Driver Output Stage

The ROH parameter (see Electrical Table) is a DC measurement and it is representative of the on-resistance of the P-Channel device on the pull up stage of the driver output. The pulldown structure is composed of a N-channel MOSFET only. The ROL is also a DC measurement, and it is representative of true impedance of the pulldown stage in the device.

The UCC27332-Q1 can deliver 9-A source, and up to 9-A sink at VDD = 14 V. Strong sink capability results in a very low pulldown impedance in the driver output stage which boosts immunity against the parasitic Miller turnon (high slew rate dV/dt turnon) effect that is seen in FET power switches.

An example of a situation where Miller turnon is a concern is synchronous rectification (SR). In SR application, the dV/dt occurs on MOSFET drain when the MOSFET is already held in OFF state by the gate driver. The current charging the CGD Miller capacitance during this high dV/dt is shunted by the pulldown stage of the driver. If the pulldown impedance is not low enough then a voltage spike can result in the VGS of the MOSFET, which can result in spurious turnon. This phenomenon is illustrated in Figure 7-3.

GUID-8B1B2F8D-788C-49DD-8DA6-AC96B6B6E523-low.gifFigure 7-3 Low Pull-Down Impedance in UCC27332-Q1 (Output Stage Mitigates Miller Turnon Effect)

The driver output voltage swings between VDD and GND providing rail-to-rail operation because of the low dropout of the output stage. In most applications, the external Schottky diode clamps may be eliminated because the presence of the MOSFET body diodes offers low impedance to switching overshoots and undershoots. The output stage of the UCC27332-Q1 devices can handle significant transient reverse current. The two OUT pins of the device should be shorted on the application board. The application may use resistor and parallel diode-resistor combination at the gate of the MOSFET to program different rise (pullup current) time and fall (pulldown) time.