ZHCSCV6B August 2014 – January 2024 UCC27511A-Q1
PRODUCTION DATA
The UCC27511A-Q1 single-channel high-speed low-side gate-driver device is capable of effectively driving MOSFET and IGBT power switches. Using a design that inherently minimizes shoot-through current, the UCC27511A-Q1 device is capable of sourcing and sinking high peak-current pulses into capacitive loads offering rail-to-rail drive capability and extremely small propagation delay of 13 ns (typical).
The UCC27511A-Q1 device provides 4-A source, 8-A sink (asymmetrical drive) peak-drive current capability. Strong sink capability in asymmetrical drive boosts immunity against parasitic, Miller turnon effect. The UCC27511A-Q1 device also features a unique split output configuration where the gate-drive current is sourced through the OUTH pin and sunk through the OUTL pin. This unique pin arrangement allows the user to apply independent turnon and turnoff resistors to the OUTH and OUTL pins (respectively) and easily control the switching slew rates.
Alternatively the OUTH and OUTL pins can be tied together, which results in a typical gate driver output configuration where the source and sink currents are delivered from the same pin. In case of UCC27511A-Q1 device, the state of the device's output is simply determined by the combined states of the OUTH and OUTL pins when tied together. Output high implies that OUTH pin is pulled close to VDD pin bias voltage while OUTL pin is in high-impedance state. Similarly output low implies that OUTL pin is pulled close to the GND pin while OUTH pin is in high-impedance state. OUTH pulled to VDD, while OUTL pulled to GND pin simultaneously is not a valid state for the device.
The UCC27511A-Q1 device is designed to operate over a wide VDD range of 4.5 to 18 V and wide temperature range of –40°C to 140°C. Internal undervoltage lockout (UVLO) circuitry on the VDD pin holds the output low outside VDD operating range. The capability to operate at low voltage levels, such as below 5 V, along with best-in-class switching characteristics, is especially suited for driving emerging wide band-gap power-switching devices such as GaN power-semiconductor devices.
The UCC27511A-Q1 device features a dual-input design which offers flexibility of implementing both inverting (IN– pin) and non-inverting (IN+ pin) configuration with the same device. Either the IN+ or IN– pin can be used to control the state of the driver output. The unused input pin can be used for enable and disable functions. For system robustness, internal pullup and pulldown resistors on the input pins ensure that outputs are held low when the input pins are in floating condition. Therefore the unused input pin is not left floating and must be properly biased to ensure that driver output is in enabled for normal operation.
The input pin threshold of the UCC27511A-Q1 device is based on TTL and CMOS-compatible low-voltage logic which is fixed and independent of the VDD supply voltage. Wide hysteresis between the high and low thresholds offers excellent noise immunity.
| PART NUMBER | PACKAGE | PEAK CURRENT (SOURCE, SINK) | INPUT THRESHOLD LOGIC |
|---|---|---|---|
| UCC27511A-Q1DBV | SOT-23, 6 pin | 4-A, 8-A (Asymmetrical Drive) |
CMOS/TTL-Compatible (low voltage, independent of VDD bias voltage) |
| FEATURE | BENEFIT |
|---|---|
| High source and sink current capability 4 A and 8 A (Asymmetrical) – UCC27511A-Q1 device | High current capability offers flexibility in employing UCC2751x family of devices to drive a variety of power switching devices at varying speeds |
| best-in-class 13-ns (typ) propagation delay | Extremely low pulse-transmission distortion |
| Expanded VDD Operating range of 4.5 V to 18 V | Flexibility in system design Low VDD operation ensures compatibility with emerging wide band-gap power devices such as GaN |
| Expanded operating temperature range of –40°C to 140°C (See the Section 5.5 table) | |
| VDD UVLO Protection | Outputs are held low in UVLO condition, which ensures predictable glitch-free operation at power up and power down |
| Outputs held low when input pins (INx) in floating condition | Enables the device to pass abnormal-condition system tests and delivers robust operation |
| Input pin voltage thresholds are independent of VDD. Input pins can withstand voltages greater than VDD. | System simplification, especially related to auxiliary bias supply architecture |
| Split output structure in the UCC27511A-Q1 device (OUTH, OUTL) | Allows independent optimization of turnon and turnoff speeds |
| Strong sink current (8 A) and low pulldown impedance (0.375 Ω) in the UCC27511A-Q1 device | High immunity to C x dV/dt Miller turnon events |
| CMOS/TTL compatible input-threshold logic with wide hysteresis in the UCC27511A-Q1 device | Enhanced noise immunity, while retaining compatibility with microcontroller logic-level input signals (3.3 V, 5 V) optimized for digital power |