HIGH-VOLTAGE START UP |
IHV |
Start-up current out of VDD |
VHV = 100 V, VVDD = 0 V, start state |
100 |
225 |
500 |
µA |
IHVLKG |
Leakage current at HV |
VHV = 400 V, run state, TJ = 25 ºC |
|
0.01 |
0.25 |
µA |
BIAS SUPPLY INPUT |
IRUN |
Supply current, run |
IDRV = 0, run state |
|
2.00 |
2.65 |
mA |
IWAIT |
Supply current, wait |
IDRV = 0, wait state |
|
95 |
150 |
µA |
ISTART |
Supply current, start |
IDRV = 0, VVDD = 18 V, start state, IHV = 0 |
|
18 |
30 |
µA |
IFAULT |
Supply current, fault |
IDRV = 0, fault state |
|
95 |
150 |
µA |
UNDERVOLTAGE LOCKOUT |
VVDD(on) |
VDD turn-on threshold |
VVDD low to high |
19 |
21 |
23 |
V |
VVDD(off) |
VDD turn-off threshold |
VVDD high to low |
7.35 |
7.7 |
8.15 |
V |
VS INPUT |
VVSR |
Regulating level |
Measured at no-load condition, TJ = 25°C(1) |
4.01 |
4.05 |
4.09 |
V |
V |
VVSNC |
Negative clamp level |
IVS = -300 µA, volts below ground |
190 |
250 |
325 |
mV |
IVSB |
Input bias current |
VVS = 4 V |
-0.25 |
0 |
0.25 |
µA |
CS INPUT |
VCST(max) |
Max CS threshold voltage |
VVS = 3.7 V |
735 |
780 |
815 |
mV |
VCST(min) |
Min CS threshold voltage |
VVS = 4.35 V |
175 |
190 |
215 |
mV |
KAM |
AM control ratio |
VCST(max) / VCST(min) |
3.6 |
4.0 |
4.4 |
V/V |
VCCR |
Constant current regulating level |
CC regulation constant |
317 |
330 |
344 |
mV |
KLC |
Line compensation current ratio |
IVSLS = -300 µA, IVSLS / current out of CS pin |
24.0 |
25.0 |
28.6 |
A/A |
TCSLEB |
Leading-edge blanking time |
DRV output duration, V CS = 1 V |
230 |
290 |
355 |
ns |
DRIVER |
IDRS(max) |
Maximum DRV source current |
VDRV = 2 V, VVDD = 9 V, VVS = 3.85 V |
32 |
37 |
41 |
mA |
IDRS(min) |
Minimum DRV source current |
VDRV = 2 V, VVDD = 9 V, VVS = 4.30 V |
16 |
19 |
22 |
mA |
RDRVLS |
DRV low-side drive resistance |
IDRV = 10 mA |
|
1 |
2.4 |
Ω |
VDRCL |
DRV clamp voltage |
VVDD = 35 V |
|
5.9 |
7 |
V |
RDRVSS |
DRV pull-down in start state |
|
|
20 |
25 |
kΩ |
VOVP |
Over-voltage threshold |
At VS input, TJ = 25°C(1) |
4.51 |
4.60 |
4.73 |
V |
V |
VOCP |
Over-current threshold |
At CS input |
1.4 |
1.5 |
1.6 |
V |
IVSL(run) |
VS line-sense run current |
Current out of VS pin increasing |
190 |
225 |
275 |
µA |
IVSL(stop) |
VS line-sense stop current |
Current out of VS pin decreasing |
70 |
80 |
100 |
µA |
KVSL |
VS line sense ratio |
IVSL(run) / IVSL(stop) |
2.45 |
2.80 |
3.05 |
A/A |
TJ(stop) |
Thermal shut-down temperature |
Internal junction temperature |
|
165 |
|
°C |
CABLE COMPENSATION |
VCBC(max) |
Cable compensation maximum voltage |
Voltage at CBC at full load |
2.9 |
3.1 |
3.5 |
V |
VCVS(min) |
Minimum compensation at VS |
VCBC = open, change in VS regulating level at full load |
-55 |
-15 |
25 |
mV |
VCVS(max) |
Maximum compensation at VS |
VCBC = 0 V, change in VS regulating level at full load |
275 |
320 |
380 |
mV |