米6体育平台手机版

ZHCSFK9C September 2016 – October 2024 UCC28950-Q1 , UCC28951-Q1

PRODUCTION DATA

封装选项

机械数据 (封装 | 引脚)

PW|24
- MPDS363A

散热焊盘机械数据 (封装 | 引脚)

订购信息

5.6 Timing Requirements

		MIN	NOM	MAX	UNIT
CYCLE-BY-CYCLE CURRENT LIMIT
T_CS	Propagation delay from CS to OUTC and OUTD outputs Input pulse between CS and GND from zero to 2.5 V		100		ns
PROGRAMMABLE DELAY TIME SET ACCURACY AND RANGE⁽¹⁾⁽¹⁾⁽¹⁾⁽¹⁾⁽¹⁾
T_ABSET1	Short delay time set accuracy between OUTA and OUTB CS = ADEL = ADELEF = 1.8 V	32	45	56	ns
T_ABSET2	Long delay time set accuracy between OUTA and OUTB CS = ADEL = ADELEF = 0.2 V	216	270	325	ns
T_CDSET1	Short delay time set accuracy between OUTC and OUTD CS = ADEL = ADELEF = 1.8 V	32	45	56	ns
T_CDSET2	Long delay time set accuracy between OUTC and OUTD CS = ADEL = ADELEF = 0.2 V	216	270	325	ns
T_AFSET1	Short delay time set accuracy between falling OUTA, OUTF CS = ADEL = ADELEF = 0.2 V	22	35	48	ns
T_AFSET2	Long delay time set accuracy between falling OUTA, OUTF CS = ADEL = ADELEF = 1.8 V	190	240	290	ns
T_BESET1	Short delay time set accuracy between falling OUTB, OUTE CS = ADEL = ADELEF = 0.2 V	22	35	48	ns
T_BESET2	Long delay time set accuracy between falling OUTB, OUTE CS = ADEL = ADELEF = 1.8 V	190	240	290	ns
ΔT_ADBC	Pulse matching between OUTA rise, OUTD fall and OUTB rise, OUTC fall CS = ADEL = ADELEF = 1.8 V, COMP = 2 V	–50	0	50	ns
ΔT_ABBA	Half cycle matching between OUTA rise, OUTB rise and OUTB rise, OUTA rise CS = ADEL = ADELEF = 1.8 V, COMP = 2 V	–50	0	50	ns
ΔT_EEFF	Pulse matching between OUTE fall, OUTE rise and OUTF fall, OUTF rise CS = ADEL = ADELEF = 0.2 V, COMP = 2 V	–60	0	60	ns
ΔT_EFFE	Pulse matching between OUTE fall, OUTF rise and OUTF fall, OUTE rise CS = ADEL = ADELEF = 0.2 V, COMP = 2 V	–60	0	60	ns
LIGHT-LOAD EFFICIENCY CIRCUIT
T_MIN	Total range, R_TMIN = 88.7 kΩ	425	525	625	ns
OUTPUTS OUTA, OUTB, OUTC, OUTD, OUTE, OUTF
T_R	Rise time, C_LOAD = 100 pF		9	25	ns
T_F	Fall time, C_LOAD = 100 pF		7	25	ns