ZHCS429J March 2012 – November 2021 UCD3138
PRODUCTION DATA
The CIM accepts 32 interrupt requests for meeting firmware timing requirements. The ARM processor supports two interrupt levels: FIQ and IRQ. FIQ is the highest priority interrupt. The CIM provides hardware expansion of interrupts by use of FIQ/IRQ vector registers for providing the offset index in a vector table. This numerical index value indicates the highest precedence channel with a pending interrupt and is used to locate the interrupt vector address from the interrupt vector table. Interrupt channel 0 has the lowest precedence and interrupt channel 31 has the highest precedence. To remove the interrupt request, the firmware should clear the request as the first action in the interrupt service routine. The request channels are maskable, allowing individual channels to be selectively disabled or enabled.
NAME | MODULE COMPONENT OR REGISTER | DESCRIPTION | PRIORITY |
---|---|---|---|
BRN_OUT_INT | Brownout | Brownout interrupt | 0 (lowest) |
EXT_INT | External interrupts | Interrupt on external input pin | 1 |
WDRST_INT | Watchdog control | Interrupt from watchdog exceeded (reset) | 2 |
WDWAKE_INT | Watchdog control | Wakeup interrupt when watchdog equals half of set watch time | 3 |
SCI_ERR_INT | UART or SCI control | UART or SCI error Interrupt. Frame, parity or overrun | 4 |
SCI_RX_0_INT | UART or SCI control | UART0 RX buffer has a byte | 5 |
SCI_TX_0_INT | UART or SCI control | UART0 TX buffer empty | 6 |
SCI_RX_1_INT | UART or SCI control | UART1 RX buffer has a byte | 7 |
SCI_TX_1_INT | UART or SCI control | UART1 TX buffer empty | 8 |
PMBUS_INT | PMBus related interrupt | 9 | |
DIG_COMP_INT | 12-bit ADC control | Digital comparator interrupt | 10 |
FE0_INT | Front End 0 | “Prebias complete”, “Ramp Delay Complete”, “Ramp Complete”, “Load Step Detected”, “Over-Voltage Detected”, “EADC saturated” | 11 |
FE1_INT | Front End 1 | “Prebias complete”, “Ramp Delay Complete”, “Ramp Complete”, “Load Step Detected”, “Over-Voltage Detected”, “EADC saturated” | 12 |
FE2_INT | Front End 2 | “Prebias complete”, “Ramp Delay Complete”, “Ramp Complete”, “Load Step Detected”, “Over-Voltage Detected”, “EADC saturated” | 13 |
PWM3_INT | 16-bit timer PWM 3 | 16-bit Timer PWM3 counter overflow or compare interrupt | 14 |
PWM2_INT | 16-bit timer PWM 2 | 16-bit Timer PWM2 counter Overflow or compare interrupt | 15 |
PWM1_INT | 16-bit timer PWM 1 | 16-bit Timer PWM1 counter overflow or compare interrupt | 16 |
PWM0_INT | 16-bit timer PWM 0 | 16-bit Timer PWM1 counter overflow or compare interrupt | 17 |
OVF24_INT | 24-bit timer control | 24-bit Timer counter overflow interrupt | 18 |
CAPTURE_1_INT | 24-bit timer control | 24-bit Timer capture 1 interrupt | 19 |
COMP_1_INT | 24-bit timer control | 24-bit Timer compare 1 interrupt | 20 |
CAPTURE_0_INT | 24-bit timer control | 24-bit Timer capture 0 interrupt | 21 |
COMP_0_INT | 24-bit timer control | 24-bit Timer compare 0 interrupt | 22 |
CPCC_INT | Constant power constant current | Mode switched in CPCC module Flag needs to be read for details | 23 |
ADC_CONV_INT | 12-bit ADC control | ADC end of conversion interrupt | 24 |
FAULT_INT | Fault Mux interrupt | Analog comparator interrupts, overvoltage detection, undervoltage detection, LLM load step detection | 25 |
DPWM3 | DPWM3 | Same as DPWM1 | 26 |
DPWM2 | DPWM2 | Same as DPWM1 | 27 |
DPWM1 | DPWM1 | 1) Every (1 to 256) switching cycles 2) Fault detection 3) Mode switching | 28 |
DPWM0 | DPWM0 | Same as DPWM1 | 29 |
EXT_FAULT_INT | External Faults | Fault pin interrupt | 30 |
SYS_SSI_INT | System Software | System software interrupt | 31 (highest) |