米6体育平台手机版

SBAA457 June 2021 PCM6240-Q1 , PCM6260-Q1 , PCM6340-Q1 , PCM6360-Q1

Trademarks
Note
1Introduction
2Controller Mode
1. 2.1 Controller Mode Configuration Options
  1. 2.1.1 Auto Clock Configuration With PLL Enabled
    1. 2.1.1.1 Supported Sample-Rates
    2. 2.1.1.2 Example 12-MHz MCLK
  2. 2.1.2 Auto Clock Detect With PLL Disabled
    1. 2.1.2.1 Supported Sample-Rates
    2. 2.1.2.2 Example
3Edge Sync for I2S and LJF in Controller Mode
1. 3.1 Compatibility With Non-zero Offset
2. 3.2 I2S Compatibility With Zero Offset (I2S only)

2.1.1.2 Example 12-MHz MCLK

For a 12-MHz MCLK, the following I²C script configures the PCM6xx0 as controller mode with GPIO1 as MCLK input for a 44.1-kHz or 48-kHz sampling rate:

w 90 21 a0 # configure GPIO1 as MCLK input 
w 90 13 80 # configure device as master with MCLK = 12 MHz
w 90 14 48 # FS = 44.1/48k BCLK/ratio = 256