SBVU072 October   2021 TPS7A21

 

  1. 1Trademarks
  2. 2Introduction
  3. 3Setup
    1. 3.1 LDO Input/Output Connector Descriptions
      1. 3.1.1 VIN and GND
      2. 3.1.2 VOUT and GND
      3. 3.1.3 EN
    2. 3.2 Optional Load Transient Input/Output Connector Descriptions
      1. 3.2.1 VDD and GND
      2. 3.2.2 J10
      3. 3.2.3 J12
      4. 3.2.4 J13
      5. 3.2.5 J16
      6. 3.2.6 J17
      7. 3.2.7 J19
      8. 3.2.8 TP2 and TP3
      9. 3.2.9 TP4
    3. 3.3 TPS7A21 LDO Operation
    4. 3.4 Optional Load Transient Circuit Operation
  4. 4Board Layout
  5. 5TPS7A21 EVM Schematic
  6. 6Bill of Materials

TP2 and TP3

TP2 and TP3 allow the user to measure the gate drive resistance R8 when power is turned off to the EVM.