SLAU298A November 2009 – May 2021
The parallel interface signals are generated on the PHI controller and are connected through J2. Each of these signals has a 47-Ω resistor between the device and the controller to slow down the signal edges in order to minimize signal overshoot. The digital signals can be monitored on the J3, J4, and J5 test headers.