SLAU723A October 2017 – October 2018 MSP432E401Y , MSP432E411Y
Interrupt 0-31 Clear Enable (DIS0), offset 0x180
Interrupt 32-63 Clear Enable (DIS1), offset 0x184
Interrupt 64-95 Clear Enable (DIS2), offset 0x188
Interrupt 96- 113 Clear Enable (DIS3), offset 0x18C
NOTE
This register can only be accessed from privileged mode.
The DISn registers disable interrupts. Bit 0 of DIS0 corresponds to Interrupt 0; bit 31 corresponds to Interrupt 31. Bit 0 of DIS1 corresponds to Interrupt 32; bit 31 corresponds to Interrupt 63. Bit 0 of DIS2 corresponds to Interrupt 64; bit 31 corresponds to Interrupt 95. Bit 0 of DIS3 corresponds to Interrupt 96.
See for interrupt assignments.
DISn is shown in Figure 2-7 and described in Table 2-17.
Return to Summary Table.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
INT | |||||||||||||||||||||||||||||||
R/W-0x0 | |||||||||||||||||||||||||||||||