SLAU723A October 2017 – October 2018 MSP432E401Y , MSP432E411Y
When operating in LIDD mode, the DMA engine generates one interrupt signal every time the specified frame buffer has been transferred completely. The EOF1, EOF0, and DONE bits of the LCDRISSET register reflect the interrupt signal, regardless of whether or not the interrupt is enabled.