SLAU723A October 2017 – October 2018 MSP432E401Y , MSP432E411Y
In the UART and QSSI Clock Control registers, users can choose between the system clock (SysClk), which is the default source for the baud clock, and an alternate clock. There may be special considerations when configuring the baud clock.