SLAU723A October 2017 – October 2018 MSP432E401Y , MSP432E411Y
QSSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4
The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.
SSIPeriphID1 is shown in Figure 23-27 and described in Table 23-23.
Return to Summary Table.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | PID1 | ||||||||||||||||||||||||||||||
R-0x0 | R-0x0 | ||||||||||||||||||||||||||||||