米6体育平台手机版

SLAZ618AA August 2014 – August 2021 MSP430FR69271

1
2
3
4
5
1. 6
2. 7
  1. 8
  2. 9
3. 10
11
1. 12
2. 13
3. 14
4. 15
5. 16
6. 17
7. 18
8. 19
9. 20
10. 21
11. 22
12. 23
13. 24
14. 25
15. 26
16. 27
17. 28
18. 29
19. 30
20. 31
21. 32
22. 33
23. 34
24. 35
25. 36
26. 37
27. 38
28. 39
29. 40
30. 41
31. 42
32. 43
33. 44
34. 45
35. 46
36. 47
37. 48
38. 49
39. 50
40. 51
41. 52
42. 53
43. 54
44. 55
45. 56
46. 57
47. 58
59

6.4 ADC64

ADC Module

Function

Incorrect conversion result in extended sample mode in some conditions

Description

The ADC12 conversion result can be incorrect if the extended sample mode is selected (ADC12SHP = 0), ADC12VRSEL is set to 0, 2, 4, 6, 12, 14 (VR+ and VR- unbuffered), and the ADC sample time is less than 6 ADC clock cycles.

Workaround

1) Use Pulse sample mode (ADC12SHP=1) if sample time less than 6 ADC clock cycles is needed;

OR

2) In extended sample mode (ADC12SHP = 0) increase the sample time to at least 6 ADC clock cycles;

OR

3) Use reference mode corresponding to ADC12VRSEL =1,3,5,7,9,13,15

6.4 ADC64

Category

Function

Description

Workaround