SLLSEJ2G July 2015 – March 2020
PRODUCTION DATA.
The SCL_CTL and SDA_CTL pins are used for I2C clock and I2C data respectively. The SNx5DP159 I2C interface conforms to the 2-wire serial interface defined by the I2C Bus Specification, Version 2.1 (January 2000), and supports the fast mode transfer up to 400 kbps.
The device address byte is the first byte received following the start condition from the master device. The 7-bit device address for the SNx5DP159 device decides by the combination of EQ_SEL/A0 and HDMI_SEL/A1. Table 4 clarifies the SNx5DP159 device target address.
A1/A0 | SNx5DP159 I2C Device Address | ADD | |||||||
---|---|---|---|---|---|---|---|---|---|
7 (MSB) | 6 | 5 | 4 | 3 | 2 | 1 | 0 (W/R) | ||
00 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0/1 | BC/BD |
01 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0/1 | BA/BB |
10 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0/1 | B8/B9 |
11 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0/1 | B6/B7 |