SLOS265E August   1999  – March 2024

PRODUCTION DATA  

  1.   1
  2. Features
  3. Applications
  4. Description
  5. Pin Configuration and Functions
  6. Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information: THS4021
    5. 5.5 Thermal Information: THS4022
    6. 5.6 Electrical Characteristics: THS4021D and THS4022DGN
    7. 5.7 Electrical Characteristics: THS4021DGN
    8. 5.8 Typical Characteristics: THS4021D and THS4022DGN
    9. 5.9 Typical Characteristics: THS4021DGN
  7. Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagram
    3. 6.3 Feature Description
      1. 6.3.1 Offset Nulling
    4. 6.4 Device Functional Modes
  8. Application and Implementation
    1. 7.1 Application Information
      1. 7.1.1 Driving a Capacitive Load
      2. 7.1.2 General Configuration
    2. 7.2 Power Supply Recommendations
    3. 7.3 Layout
      1. 7.3.1 Layout Guidelines
        1. 7.3.1.1 General PowerPAD™ Integrated Circuit Package Design Considerations
      2. 7.3.2 Layout Example
  9. Device and Documentation Support
    1. 8.1 Documentation Support
      1. 8.1.1 Related Documentation
    2. 8.2 Receiving Notification of Documentation Updates
    3. 8.3 Support Resources
    4. 8.4 Trademarks
    5. 8.5 Electrostatic Discharge Caution
    6. 8.6 Glossary
  10. Revision History
  11. 10Mechanical, Packaging, and Orderable Information

Typical Characteristics: THS4021D and THS4022DGN

at TA = 25°C, VCC = ±15 V, gain = +10 V/V, RL = 150 Ω, and RF = 220 Ω (unless otherwise noted)

GUID-20221230-SS0I-6RGC-ZJQZ-NV1PSB6MWGM8-low.svg
VCC = ±15 V, VOUT = 100 mVPP
Figure 5-1 Frequency Response vs Feedback Resistance
GUID-20230202-SS0I-MVWK-JG53-F0GRWDTP2SC6-low.svg
VCC = ±15 V, VOUT = 100 mVPP
Figure 5-3 Frequency Response vs Gain
GUID-20221230-SS0I-9VNT-QW4Q-HH8TQTZBGX4T-low.svg
VCC = ±15 V
Figure 5-5 Large-Signal Frequency Response
GUID-20221230-SS0I-XCSV-FSHW-WHTHKNXW0BWJ-low.svg
 
Figure 5-7 Closed-Loop Output Impedance
GUID-20221230-SS0I-JWTQ-RL3V-VSMFLPBCQKNF-low.svg
 
Figure 5-9 Power-Supply Rejection Ratio vs Frequency
GUID-20221230-SS0I-QMGM-W3N1-NS6XRRMDHXTL-low.svg
VCC = ±15 V
Figure 5-11 Input-Referred Voltage Noise vs Frequency
GUID-20221230-SS0I-KDD5-00LF-NKRCCVQVM3ZL-low.svg
VCC = ±15 V, RL = 1 kΩ, VOUT = 2 VPP
Figure 5-13 Harmonic Distortion vs Frequency
GUID-20221230-SS0I-VWHK-3T6B-NB1MFW0HHBSB-low.svg
VCC = ±15 V, RL = 150 Ω, VOUT = 2 VPP
Figure 5-15 Harmonic Distortion vs Frequency
GUID-20221230-SS0I-QC2V-NLGH-FJZ7WGHC3H4P-low.svg
VCC = ±15 V, RL = 1 kΩ, f = 1 MHz
Figure 5-17 Harmonic Distortion vs Peak‑to‑Peak Output Voltage
GUID-20221230-SS0I-CNSJ-3VP0-0T8LMMLPDTXJ-low.svg
VCC = ±15 V, VOUT = 2 VPP
Figure 5-19 Total Harmonic Distortion vs Frequency
GUID-20221230-SS0I-CH3M-DNJT-VF9ZHMQMPJMJ-low.svg
 
Figure 5-21 1-V Step Response
GUID-20221230-SS0I-FTRC-KZJC-TQQBRM2FLRCJ-low.svg
VCC = ±15 V
Figure 5-23 10-V Step Response
GUID-20221230-SS0I-WND4-76Z6-SZF5737PPTW5-low.svg
μ = 0.212, σ = 0.0903
Figure 5-25 Voltage Offset Distribution
GUID-20221230-SS0I-MZHF-0TZT-1LJFC6GZ9BMC-low.svg
μ = 0.164, σ = 0.0395
Figure 5-27 Input Offset Current vs Ambient Temperature
GUID-20221230-SS0I-9LVN-QMBQ-HGX3WV3ZGV1G-low.svg
 
Figure 5-29 Maximum Output Voltage Swing vs Ambient Temperature
GUID-20221230-SS0I-ZM8C-TMSL-M1HSX6RWS3H3-low.svg
 
Figure 5-31 Supply Current vs Ambient Temperature
GUID-20221230-SS0I-JXTZ-RC2W-LTQFKLTZHTBQ-low.svg
VCC = ±5 V, VOUT = 100 mVPP
Figure 5-2 Frequency Response vs Feedback Resistance
GUID-20230202-SS0I-XKKJ-10Z4-MVFHKW2418HT-low.svg
VCC = ±5 V, VOUT = 100 mVPP
Figure 5-4 Frequency Response vs Gain
GUID-20221230-SS0I-ZMVR-CBHL-K6XDQ3PRPHJZ-low.svg
VCC = ±5 V
Figure 5-6 Large-Signal Frequency Response
GUID-20221230-SS0I-CQ3W-4CJX-8KXDKQ597QHM-low.svg
 
Figure 5-8 Open-loop Gain and Phase Response
GUID-20221230-SS0I-RG6M-476Q-ZGQZZVK85BWS-low.svg
 
Figure 5-10 Common-Mode Rejection Ratio vs Frequency
GUID-20221230-SS0I-RMXK-BL8N-T3P8P4ZTVKW1-low.svg
VCC = ±15 V, RL = 150 Ω, VOUT = 2 VPP
Figure 5-12 Input-Referred Current Noise vs Frequency
GUID-20221230-SS0I-GLVV-41PB-NFCKTVPMHDZN-low.svg
VCC = ±5 V, RL = 1 kΩ, VOUT = 2 VPP
Figure 5-14 Harmonic Distortion vs Frequency
GUID-20221230-SS0I-8200-T5NP-LHQTK679K7LV-low.svg
VCC = ±5 V, RL = 150 Ω, VOUT = 2 VPP
Figure 5-16 Harmonic Distortion vs Frequency
GUID-20221230-SS0I-BG99-24QP-NR9MRFV31XZH-low.svg
VCC = ±15 V, RL = 150 Ω, f = 1 MHz
Figure 5-18 Harmonic Distortion vs Peak‑to‑Peak Output Voltage
GUID-20240211-SS0I-2HDT-C3HW-FR8P7BHFL9HV-low.svg
 
Figure 5-20 Crosstalk vs Frequency
GUID-20221230-SS0I-NRWQ-N5CZ-5BWV6QZTKTZC-low.svg
VCC = ±5 V
Figure 5-22 5-V Step Response
GUID-20221230-SS0I-L8P7-B35P-DD4FV1KQSFGC-low.svg
3 typical units
Figure 5-24 Input Offset Voltage vs Ambient Temperature
GUID-20221230-SS0I-WZ8X-QV3C-XGV5QBKP18BV-low.svg
3 typical units
Figure 5-26 Input Offset Current vs Ambient Temperature
GUID-20221230-SS0I-62Q0-K6BW-J9HF39GDGVLR-low.svg
 
Figure 5-28 Offset Voltage vs Output Voltage
GUID-20230330-SS0I-KT40-LPQG-XQ0GCSRFW24M-low.svg
 
Figure 5-30 Output Swing vs Load Current