SLUUCG7 April 2024 BQ76922
Command | Name | Access | Description |
---|---|---|---|
0x000E | EXIT_DEEPSLEEP | Sealed:
W Unsealed: W Full Access: W |
Exits DEEPSLEEP mode |
0x000F | DEEPSLEEP | Sealed:
W Unsealed: W Full Access: W |
Enters DEEPSLEEP mode. It must be sent twice in a row within 4 s to take effect |
0x0010 | SHUTDOWN | Sealed:
W Unsealed: W Full Access: W |
Starts the SHUTDOWN sequence. It must be sent twice in a row within 4 s to take effect, if sealed. If sent twice while unsealed, the shutdown delays are skipped. |
0x0012 | RESET | Sealed:
— Unsealed: W Full Access: W |
Resets the device |
0x001C | PDSGTEST | Sealed:
— Unsealed: W Full Access: W |
In FET Test mode, toggles the PDSG FET enable |
0x001D | FUSE_TOGGLE | Sealed:
— Unsealed: W Full Access: W |
Toggles FUSE state |
0x001E | PCHGTEST | Sealed:
— Unsealed: W Full Access: W |
In FET Test mode, toggles the PCHG FET enable |
0x001F | CHGTEST | Sealed:
— Unsealed: W Full Access: W |
In FET Test mode, toggles the CHG FET enable |
0x0020 | DSGTEST | Sealed:
— Unsealed: W Full Access: W |
In FET Test mode, toggles the DSG FET enable |
0x0022 | FET_ENABLE | Sealed:
— Unsealed: W Full Access: W |
Toggles FET_EN in Manufacturing Status. FET_EN = 0 means FET Test Mode. FET_EN = 1 means Firmware FET Control |
0x0024 | PF_ENABLE | Sealed:
— Unsealed: W Full Access: W |
Toggles PF_EN in Manufacturing Status |
0x0030 | SEAL | Sealed:
— Unsealed: W Full Access: W |
Places the device in SEALED mode |
0x0082 | RESET_PASSQ | Sealed:
W Unsealed: W Full Access: W |
Resets the integrated charge and timer. Charge resets to 0.5 userAh so that the integer portion is rounded. |
0x008A | PTO_RECOVER | Sealed:
W Unsealed: W Full Access: W |
Triggers recovery from a Precharge Timeout (PTO) safety event. This also resets the timeout timer for an ongoing precharge cycle. |
0x0090 | SET_CFGUPDATE | Sealed:
— Unsealed: W Full Access: W |
Enters CONFIG_UPDATE mode |
0x0092 | EXIT_CFGUPDATE | Sealed:
W Unsealed: W Full Access: W |
Exits CONFIG_UPDATE mode. This also clears the Battery Status()[POR] and Battery Status()[WD] bits. |
0x0093 | DSG_PDSG_OFF | Sealed:
W Unsealed: W Full Access: W |
Disables DSG and PDSG FET drivers |
0x0094 | CHG_PCHG_OFF | Sealed:
W Unsealed: W Full Access: W |
Disables CHG and PCHG FET drivers |
0x0095 | ALL_FETS_OFF | Sealed:
W Unsealed: W Full Access: W |
Disables CHG, DSG, PCHG, and PDSG FET drivers |
0x0096 | ALL_FETS_ON | Sealed:
W Unsealed: W Full Access: W |
Allows all four FETs to be on if other safety conditions are met. This clears the states set by the DSG_PDSG_OFF, CHG_PCHG_OFF, and ALL_FETS_OFF commands. |
0x0099 | SLEEP_ENABLE | Sealed:
W Unsealed: W Full Access: W |
Enables SLEEP mode. The default is loaded from data memory, after which this command can change the setting. |
0x009A | SLEEP_DISABLE | Sealed:
W Unsealed: W Full Access: W |
Disables SLEEP mode. The default is loaded from data memory, after which this command can change the setting. |
0x009B | OCDL_RECOVER | Sealed:
W Unsealed: W Full Access: W |
Recovers Overcurrent in Discharge Latch (OCDL) in the next execution of the safety engine (about 1 second) |
0x009C | SCDL_RECOVER | Sealed:
W Unsealed: W Full Access: W |
Recovers Short Circuit in Discharge Latch (SCDL) in the next execution of the safety engine (about 1 second) |
0x009D | LOAD_DETECT_RESTART | Sealed:
W Unsealed: W Full Access: W |
Restarts the timeout on the Load Detect (LD) pin current source if it has already triggered |
0x009E | LOAD_DETECT_ON | Sealed:
W Unsealed: W Full Access: W |
Forces the Load Detect (LD) pin current source to be ON. This command has no effect when the device is configured for autonomous control of the current source (Protections:Load Detect:Active Time > 0). |
0x009F | LOAD_DETECT_OFF | Sealed:
W Unsealed: W Full Access: W |
Forces the Load Detect (LD) pin current source to be OFF. This command has no effect when the device is configured for autonomous control of the current source (Protections:Load Detect:Active Time > 0). |
0x2800 | CFETOFF_LO | Sealed:
W Unsealed: W Full Access: W |
Drives the CFETOFF pin to a low state if it is configured as a GPO |
0x2801 | DFETOFF_LO | Sealed:
W Unsealed: W Full Access: W |
Drives the DFETOFF pin to a low state if it is configured as a GPO |
0x2802 | ALERT_LO | Sealed:
W Unsealed: W Full Access: W |
Drives the ALERT pin to a low state if it is configured as a GPO |
0x2810 | CFETOFF_HI | Sealed:
W Unsealed: W Full Access: W |
Drives the CFETOFF pin to a high state if it is configured as a GPO |
0x2811 | DFETOFF_HI | Sealed:
W Unsealed: W Full Access: W |
Drives the DFETOFF pin to a high state if it is configured as a GPO |
0x2812 | ALERT_HI | Sealed:
W Unsealed: W Full Access: W |
Drives the ALERT pin to a high state if it is configured as a GPO |
0x2857 | PF_FORCE_A | Sealed:
W Unsealed: W Full Access: W |
First part of two-word command to force the command-based PF. It must be followed by PF_FORCE_B within 4 s with no writes in between. |
0x29A3 | PF_FORCE_B | Sealed:
W Unsealed: W Full Access: W |
Second part of two-word command to force the command-based PF. It must be preceded by PF_FORCE_A within 4 s with no writes in between. |
0x29BC | SWAP_COMM_MODE | Sealed:
— Unsealed: W Full Access: W |
Change to the communications mode previously configured by changing Settings:Configuration:Comm Type in CONFIG_UPDATE_MODE |
0x29E7 | SWAP_TO_I2C | Sealed:
— Unsealed: W Full Access: W |
Selects I2C Fast mode (Settings:Configuration:Comm Type = 8) in data memory and immediately starts using I2C |
0x7C40 | SWAP_TO_HDQ | Sealed:
— Unsealed: W Full Access: W |
Selects HDQ using ALERT pin mode (Settings:Configuration:Comm Type = 3) in data memory and immediately starts using HDQ |