Connect a minimum of a 0.1-uF capacitor across
IN_SYS and GND. For systems and applications where a reverse polarity protection
feature, reverse current blocking feature, or both is required
- Connect a N-channel FET between IN_SYS and IN with source of
the FET connected to IN_SYS, Drain at IN and GATE to B_GATE.
- Connect a N-channel signal FET with GATE to DRV, Drain to
B_GATE, Source to IN_SYS
If the external N-channel FET is not used then connect IN_SYS and IN together
and leave B_GATE and DRV pins floating as shown in
Figure 8-7. Do not leave any of the IN and OUT pins un-connected.