SLVUBY7A October   2020  – October 2022 DRA821U , DRA821U-Q1 , LP8764-Q1 , TPS6594-Q1

 

  1.   User's Guide for Powering DRA821 with TPS6594-Q1 and LP8764-Q1
  2.   Trademarks
  3. 1Introduction
  4. 2Device Versions
  5. 3Processor Connections
  6. 4Supporting Functional Safety Systems
    1. 4.1 Achieving ASIL-B System Requirements
    2. 4.2 Achieving up to ASIL-D System Requirements
  7. 5Static NVM Settings
    1. 5.1  Application-Based Configuration Settings
    2. 5.2  Device Identification Settings
    3. 5.3  BUCK Settings
    4. 5.4  LDO Settings
    5. 5.5  VCCA Settings
    6. 5.6  GPIO Settings
    7. 5.7  Finite State Machine (FSM) Settings
    8. 5.8  Interrupt Settings
    9. 5.9  POWERGOOD Settings
    10. 5.10 Miscellaneous Settings
    11. 5.11 Interface Settings
    12. 5.12 Multi-Device Settings
    13. 5.13 Watchdog Settings
  8. 6Pre-Configurable Finite State Machine (PFSM) Settings
    1. 6.1 Configured States
    2. 6.2 PFSM Triggers
    3. 6.3 Power Sequences
      1. 6.3.1 TO_SAFE_SEVERE
      2. 6.3.2 TO_SAFE_ORDERLY and TO_STANDBY
      3. 6.3.3 ACTIVE_TO_WARM
      4. 6.3.4 ESM_SOC_ERROR
      5. 6.3.5 PWR_SOC_ERROR
      6. 6.3.6 MCU_TO_WARM
      7. 6.3.7 TO_MCU
      8. 6.3.8 TO_ACTIVE
      9. 6.3.9 TO_RETENTION
  9. 7Application Examples
    1. 7.1 Moving Between States: ACTIVE, MCU, and RETENTION
      1. 7.1.1 ACTIVE
      2. 7.1.2 MCU ONLY
      3. 7.1.3 RETENTION
    2. 7.2 Entering and Exiting Standby
    3. 7.3 Entering and Existing LP_STANDBY
    4. 7.4 GPIO8 and Watchdog
  10. 8Additional Resources
  11. 9Revision History

5.8 Interrupt Settings

These settings detail the default configurations for what is monitored by nINT pin. All these settings can be changed though I2C after startup.

Table 5-9 Interrupt NVM Settings
Register Name Field Name TPS6594141B-Q1 LP876441B1-Q1
Value Description Value Description
FSM_TRIG_MASK_1 GPIO1_FSM_MASK 0x1 Masked 0x1 Masked
GPIO1_FSM_MASK_POL 0x0 Low; Masking sets signal value to '0' 0x0 Low; Masking sets signal value to '0'
GPIO2_FSM_MASK 0x1 Masked 0x1 Masked
GPIO2_FSM_MASK_POL 0x0 Low; Masking sets signal value to '0' 0x0 Low; Masking sets signal value to '0'
GPIO3_FSM_MASK 0x1 Masked 0x1 Masked
GPIO3_FSM_MASK_POL 0x0 Low; Masking sets signal value to '0' 0x0 Low; Masking sets signal value to '0'
GPIO4_FSM_MASK 0x1 Masked 0x1 Masked
GPIO4_FSM_MASK_POL 0x0 Low; Masking sets signal value to '0' 0x0 Low; Masking sets signal value to '0'
FSM_TRIG_MASK_2 GPIO5_FSM_MASK 0x1 Masked 0x1 Masked
GPIO5_FSM_MASK_POL 0x0 Low; Masking sets signal value to '0' 0x0 Low; Masking sets signal value to '0'
GPIO6_FSM_MASK 0x1 Masked 0x1 Masked
GPIO6_FSM_MASK_POL 0x0 Low; Masking sets signal value to '0' 0x0 Low; Masking sets signal value to '0'
GPIO7_FSM_MASK 0x1 Masked 0x1 Masked
GPIO7_FSM_MASK_POL 0x0 Low; Masking sets signal value to '0' 0x0 Low; Masking sets signal value to '0'
GPIO8_FSM_MASK 0x1 Masked 0x1 Masked
GPIO8_FSM_MASK_POL 0x0 Low; Masking sets signal value to '0' 0x0 Low; Masking sets signal value to '0'
FSM_TRIG_MASK_3 GPIO9_FSM_MASK 0x1 Masked 0x1 Masked
GPIO9_FSM_MASK_POL 0x0 Low; Masking sets signal value to '0' 0x0 Low; Masking sets signal value to '0'
GPIO10_FSM_MASK 0x1 Masked 0x1 Masked
GPIO10_FSM_MASK_POL 0x0 Low; Masking sets signal value to '0' 0x0 Low; Masking sets signal value to '0'
GPIO11_FSM_MASK 0x1 Masked
GPIO11_FSM_MASK_POL 0x0 Low; Masking sets signal value to '0'
MASK_BUCK1_2 BUCK1_ILIM_MASK 0x0 Interrupt generated 0x0 Interrupt generated
BUCK1_OV_MASK 0x0 Interrupt generated 0x0 Interrupt generated
BUCK1_UV_MASK 0x0 Interrupt generated 0x0 Interrupt generated
BUCK2_ILIM_MASK 0x0 Interrupt generated 0x0 Interrupt generated
BUCK2_OV_MASK 0x0 Interrupt generated 0x0 Interrupt generated
BUCK2_UV_MASK 0x0 Interrupt generated 0x0 Interrupt generated
MASK_BUCK3_4 BUCK3_ILIM_MASK 0x0 Interrupt generated 0x0 Interrupt generated
BUCK3_OV_MASK 0x0 Interrupt generated 0x0 Interrupt generated
BUCK3_UV_MASK 0x0 Interrupt generated 0x0 Interrupt generated
BUCK4_OV_MASK 0x0 Interrupt generated 0x0 Interrupt generated
BUCK4_UV_MASK 0x0 Interrupt generated 0x0 Interrupt generated
BUCK4_ILIM_MASK 0x0 Interrupt generated 0x0 Interrupt generated
MASK_BUCK5 BUCK5_ILIM_MASK 0x0 Interrupt generated
BUCK5_OV_MASK 0x0 Interrupt generated
BUCK5_UV_MASK 0x0 Interrupt generated
MASK_LDO1_2 LDO1_OV_MASK 0x0 Interrupt generated
LDO1_UV_MASK 0x0 Interrupt generated
LDO2_OV_MASK 0x0 Interrupt generated
LDO2_UV_MASK 0x0 Interrupt generated
LDO1_ILIM_MASK 0x0 Interrupt generated
LDO2_ILIM_MASK 0x0 Interrupt generated
MASK_LDO3_4 LDO3_OV_MASK 0x0 Interrupt generated
LDO3_UV_MASK 0x0 Interrupt generated
LDO4_OV_MASK 0x0 Interrupt generated
LDO4_UV_MASK 0x0 Interrupt generated
LDO3_ILIM_MASK 0x0 Interrupt generated
LDO4_ILIM_MASK 0x0 Interrupt generated
MASK_VMON VMON2_UV_MASK 0x1 Interrupt not generated.
VMON2_OV_MASK 0x1 Interrupt not generated.
VMON1_UV_MASK 0x1 Interrupt not generated.
VMON1_OV_MASK 0x1 Interrupt not generated.
VCCA_OV_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
VCCA_UV_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
MASK_GPIO1_8_FALL GPIO1_FALL_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO2_FALL_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO3_FALL_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO4_FALL_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO5_FALL_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO6_FALL_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO7_FALL_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO8_FALL_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
MASK_GPIO1_8_RISE GPIO1_RISE_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO2_RISE_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO3_RISE_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO4_RISE_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO5_RISE_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO6_RISE_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO7_RISE_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO8_RISE_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
MASK_GPIO9_11 / MASK_GPIO9_10 GPIO9_FALL_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO9_RISE_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO10_FALL_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO11_FALL_MASK 0x1 Interrupt not generated.
GPIO10_RISE_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
GPIO11_RISE_MASK 0x1 Interrupt not generated.
MASK_STARTUP NPWRON_START_MASK 0x1 Interrupt not generated.
ENABLE_MASK 0x0 Interrupt generated 0x1 Interrupt not generated.
FSD_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
MASK_MISC TWARN_MASK 0x0 Interrupt generated 0x0 Interrupt generated
BIST_PASS_MASK 0x0 Interrupt generated 0x0 Interrupt generated
EXT_CLK_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
MASK_MODERATE_ERR BIST_FAIL_MASK 0x0 Interrupt generated 0x0 Interrupt generated
REG_CRC_ERR_MASK 0x0 Interrupt generated 0x0 Interrupt generated
SPMI_ERR_MASK 0x0 Interrupt generated 0x0 Interrupt generated
NPWRON_LONG_MASK 0x1 Interrupt not generated.
PFSM_ERR_MASK 0x0 Interrupt generated 0x0 Interrupt generated
MASK_FSM_ERR WD_MASK 0x1 Interrupt not generated.
IMM_SHUTDOWN_MASK 0x0 Interrupt generated 0x0 Interrupt generated
MCU_PWR_ERR_MASK 0x0 Interrupt generated 0x0 Interrupt generated
SOC_PWR_ERR_MASK 0x0 Interrupt generated 0x0 Interrupt generated
ORD_SHUTDOWN_MASK 0x0 Interrupt generated 0x0 Interrupt generated
MASK_COMM_ERR COMM_FRM_ERR_MASK 0x0 Interrupt generated 0x0 Interrupt generated
COMM_CRC_ERR_MASK 0x0 Interrupt generated 0x0 Interrupt generated
COMM_ADR_ERR_MASK 0x0 Interrupt generated 0x0 Interrupt generated
I2C2_CRC_ERR_MASK 0x0 Interrupt generated 0x1 Interrupt not generated.
I2C2_ADR_ERR_MASK 0x0 Interrupt generated 0x1 Interrupt not generated.
MASK_READBACK_ERR EN_DRV_READBACK_ MASK 0x0 Interrupt generated 0x1 Interrupt not generated.
NINT_READBACK_MASK 0x0 Interrupt generated 0x0 Interrupt generated
NRSTOUT_READBACK_ MASK 0x0 Interrupt generated 0x1 Interrupt not generated.
NRSTOUT_SOC_ READBACK_MASK 0x0 Interrupt generated 0x1 Interrupt not generated.
MASK_ESM ESM_SOC_PIN_MASK 0x1 Interrupt not generated.
ESM_SOC_RST_MASK 0x1 Interrupt not generated.
ESM_SOC_FAIL_MASK 0x1 Interrupt not generated.
ESM_MCU_PIN_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
ESM_MCU_RST_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
ESM_MCU_FAIL_MASK 0x1 Interrupt not generated. 0x1 Interrupt not generated.
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |