SNAU295 July 2024 LMK5C33216A
Set the clock output for ZDM. The PLL drives the PLL source mux for the selected output set for ZDM.