SNLA267A March 2019 – June 2019 DS90UB953-Q1 , DS90UB954-Q1 , DS90UB960-Q1
On the 954, the receiver inputs provide an adaptive equalization filter to compensate for signal degradation from the interconnect components. To determine the maximum cable reach, consider the factors that affect signal integrity such as jitter, skew, ISI, crosstalk, and so forth. The equalization status and configuration are selected through AEQ registers 0xD2–0xD3. For more in depth AEQ control, see the AEQ register with an address of 0x42.
If these register values are continuously read and the values jump sporadically, then the AEQ is not properly compensating for factors that affect signal integrity. If the deserializer loses Lock, the adaptive equalizer will reset and perform the Lock algorithm again to reacquire the serial data stream being sent by the serializer.
In addition, the AEQ values may settle to a state that is overcompensating for the factors that affect signal integrity. If the AEQ values seem to be higher than expected in the AEQ_STATUS register (0xD3), set AEQ_RESTART (0xD2[3]) to 1, and let the AEQ values resettle. If the system continually settles to the wrong value on power up, then reset the 954 before port forwarding is enabled.