SNOU179A May   2021  – September 2021 LM74501-Q1

 

  1.   Trademarks
  2. 1Introduction
  3. 2Setup
    1. 2.1 I/O Connector Description
    2. 2.2 Board Setup
    3. 2.3 Schematic
  4. 3Operation
    1. 3.1 LM74501-Q1EVM Performance Capture
      1. 3.1.1 LM74501-Q1EVM Startup
      2. 3.1.2 Startup Reverse Polarity (–12 V)
  5. 4EVM Board Assembly Drawings and Layout Guidelines
    1. 4.1 PCB Drawings
    2. 4.2 Bill of Materials
  6. 5Revision History

3.1.1 LM74501-Q1EVM Startup

  • A startup pulse from 0 V to 12 V is applied at the input of the LM74501-Q1EVM.
  • Figure 3-1 shows the input voltage (CH2) rises from 0 V to 12 V and the gate voltage (CH3) comes up after input voltage crosses device PoR threshold.
  • The gate of external N-FET is fully enhanced and FET is turned on. Output voltage (CH1) rises smoothly from 0 V to 12 V.
GUID-20210412-CA0I-528R-RXBW-MV5VVHSH9X1S-low.jpg Figure 3-1 LM74501-Q1EVM Startup
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |