米6体育平台手机版

SPRACD8 June 2019 DRA710 , DRA712 , DRA714 , DRA716 , DRA718 , DRA722 , DRA724 , DRA725 , DRA726 , DRA745 , DRA746 , DRA74P , DRA750 , DRA756 , DRA75P , DRA76P , DRA77P , DRA780 , DRA781 , DRA782 , DRA783 , DRA786 , DRA787 , DRA790 , DRA791 , DRA793 , DRA797 , TDA2EG-17 , TDA2HF , TDA2HG , TDA2HV , TDA2LF , TDA2P-ABZ , TDA2P-ACD , TDA2SA , TDA2SG , TDA2SX

Integrating New Cameras With Video Input Port on DRA7xx SoCs

3.1.2 Camera Device Definition

ov10635@35{
    compatible = "ovti,ov10633";
    reg = <0x35>;
    mux-gpios = <&pcf_hdmi 3 GPIO_ACTIVE_LOW>;
    ...
    port {
        cam1: endpoint {
            remote-endpoint = <&vin1a>;
            hsync-active = <1>;
            vsync-active = <1>;
            pclk-sample = <0>;
            bus-width = <8>;
        };
    };
};

The above snippet describes the camera device. Standard properties about video interface can be described with the endpoint device nodes itself. This minimizes the communication between the SoC driver and the camera driver. This example describes:

An 8-bit camera device connected to the vin1a port of the VIP device
Hsync/Vsync signals are active HIGH
Data needs to be sampled at falling edge of pixel clock.