SPRAD00
December 2021
DRA821U-Q1
,
DRA829J
,
DRA829J-Q1
,
DRA829V
,
DRA829V-Q1
,
TDA4VM
Trademarks
1
Introduction
2
Jacinto 7 Display Subsystem Overview
2.1
Video (Input) Pipelines
2.2
Writeback Pipeline
2.3
Overlay Manager
2.4
Output Processing
2.5
Output Display Interfaces
2.5.1
Embedded Display Port (eDP)
2.5.2
MIPI Display Serial Interface (DSI)
2.5.3
Display Parallel Interface (DPI)
2.6
Safety Support
3
Display Subsystem Use-case Examples
3.1
3-Display Configuration
4
TDA4VM/DRA829V Hardware Display Support
5
Display Subsystem Software Architecture
5.1
Linux DSS Architecture
5.2
QNX Software Architecture
5.3
RTOS-Based DSS Support
6
References
2.2
Writeback Pipeline
One Write-back pipeline can be used to store composited image to memory for additional blending or for transmission over other interfaces (PCIe, Eth.)
Destination RGB and YUV pixel formats
Programmable poly-phase filter (scaler) with up and down-scaling
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP
|
米乐app下载官网(中国)|ios|Android/通用版APP最新版
|
米乐|米乐·M6(中国大陆)官方网站
|
千亿体育登陆地址
|
华体会体育(中国)HTH·官方网站
|
千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载
|
18新利网v1.2.5|中国官方网站
|
bob电竞真人(中国官网)安卓/ios苹果/电脑版【1.97.95版下载】
|
千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装
|