米6体育平台手机版

SWCU192 November 2021 CC1312R7 , CC1352P7 , CC2652P7 , CC2652R7

1
1. 2
2. 3
3. 4
4. 5
5. 6
7
1. 8
2. 9
3. 10
  1. 11
    1. 12
    2. 13
    3. 14
    4. 15
  2. 16
    1. 17
    2. 18
    3. 19
  3. 20
  4. 21
  5. 22
    1. 23
    2. 24
  6. 25
  7. 26
  8. 27
    1. 28
    2. 29
    3. 30
    4. 31
  9. 32
  10. 33
  11. 34
  12. 35
  13. 36
    1. 37
      1. 38
      2. 39
      3. 40
      4. 41
    2. 42
43
1. 44
2. 45
3. 46
  1. 47
  2. 48
  3. 49
  4. 50
  5. 51
  6. 52
4. 53
  1. 54
  2. 55
  3. 56
  4. 57
5. 58
  1. 59
  2. 60
    1. 61
    2. 62
    3. 63
    4. 64
    5. 65
    6. 66
    7. 67
    8. 68
    9. 69
    10. 70
    11. 71
    12. 72
    13. 73
    14. 74
    15. 75
    16. 76
    17. 77
    18. 78
    19. 79
    20. 80
    21. 81
6. 82
  1. 83
  2. 84
  3. 85
7. 86
  1. 87
  2. 88
    1. 89
    2. 90
      1. 91
      2. 92
      3. 93
    3. 94
    4. 95
    5. 96
    6. 97
      1. 98
      2. 99
      3. 100
    7. 101
  3. 102
    1. 103
      1. 104
8. 105
  1. 106
  2. 107
  3. 108
9. 109
  1. 110
  2. 111
  3. 112
  4. 113
  5. 114
115
1. 116
117
1. 118
2. 119
  1. 120
  2. 121
    1. 122
    2. 123
  3. 124
  4. 125
  5. 126
  6. 127
  7. 128
129
1. 130
  1. 131
  2. 132
  3. 133
  4. 134
  5. 135
  6. 136
  7. 137
    1. 138
    2. 139
2. 140
  1. 141
  2. 142
  3. 143
  4. 144
3. 145
  1. 146
  2. 147
    1. 148
4. 149
  1. 150
  2. 151
    1. 152
    2. 153
    3. 154
5. 155
  1. 156
  2. 157
    1. 158
    2. 159
    3. 160
6. 161
7. 162
  1. 163
  2. 164
165
1. 166
2. 167
  1. 168
    1. 169
  2. 170
    1. 171
    2. 172
    3. 173
3. 174
  1. 175
    1. 176
    2. 177
  2. 178
    1. 179
    2. 180
    3. 181
    4. 182
    5. 183
    6. 184
    7. 185
    8. 186
  3. 187
  4. 188
    1. 189
      1. 190
      2. 191
      3. 192
    2. 193
      1. 194
    3. 195
      1. 196
4. 197
5. 198
6. 199
7. 200
8. 201
9. 202
10. 203
204
1. 205
2. 206
3. 207
  1. 208
4. 209
  1. 210
    1. 211
  2. 212
    1. 213
5. 214
  1. 215
    1. 216
  2. 217
    1. 218
    2. 219
    3. 220
  3. 221
6. 222
  1. 223
  2. 224
  3. 225
  4. 226
  5. 227
7. 228
  1. 229
    1. 230
    2. 231
    3. 232
  2. 233
  3. 234
8. 235
  1. 236
  2. 237
  3. 238
239
1. 240
2. 241
  1. 242
    1. 243
    2. 244
    3. 245
  2. 246
  3. 247
  4. 248
3. 249
  1. 250
  2. 251
    1. 252
    2. 253
    3. 254
4. 255
5. 256
  1. 257
  2. 258
  3. 259
  4. 260
6. 261
7. 262
  1. 263
  2. 264
265
1. 266
2. 267
3. 268
4. 269
5. 270
6. 271
7. 272
  1. 273
  2. 274
275
1. 276
  1. 277
  2. 278
2. 279
  1. 280
    1. 281
  2. 282
    1. 283
      1. 284
    2. 285
  3. 286
    1. 287
    2. 288
    3. 289
    4. 290
    5. 291
    6. 292
    7. 293
    8. 294
    9. 295
    10. 296
    11. 297
    12. 298
    13. 299
300
1. 301
2. 302
  1. 303
3. 304
4. 305
  1. 306
307
1. 308
2. 309
  1. 310
  2. 311
3. 312
4. 313
  1. 314
  2. 315
  3. 316
5. 317
  1. 318
  2. 319
  3. 320
    1. 321
    2. 322
  4. 323
    1. 324
      1. 325
    2. 326
      1. 327
    3. 328
  5. 329
    1. 330
    2. 331
    3. 332
    4. 333
    5. 334
  6. 335
    1. 336
    2. 337
    3. 338
    4. 339
    5. 340
6. 341
  1. 342
  2. 343
7. 344
  1. 345
  2. 346
    1. 347
    2. 348
    3. 349
  3. 350
    1. 351
    2. 352
      1. 353
      2. 354
      3. 355
    3. 356
      1. 357
    4. 358
      1. 359
      2. 360
  4. 361
    1. 362
    2. 363
      1. 364
    3. 365
      1. 366
      2. 367
      3. 368
      4. 369
    4. 370
      1. 371
    5. 372
      1. 373
    6. 374
      1. 375
  5. 376
    1. 377
    2. 378
    3. 379
      1. 380
      2. 381
        
        382
      3.        383
        
                384
        
                385
        
                 386
        
                 387
        
                 388
        
                 389
        
                 390
        
                 391
        
                 392
        
                 393
        
                394
        
                395
        
                396
8. 397
  1. 398
    1. 399
    2. 400
  2. 401
9. 402
  1. 403
404
1. 405
2. 406
3. 407
  1. 408
  2. 409
  3. 410
  4. 411
4. 412
  1. 413
5. 414
6. 415
7. 416
8. 417
9. 418
  1. 419
    1. 420
    2. 421
10. 422
  1. 423
  2. 424
  3. 425
426
1. 427
2. 428
3. 429
  1. 430
  2. 431
  3. 432
  4. 433
    1. 434
    2. 435
  5. 436
  6. 437
    1. 438
    2. 439
    3. 440
    4. 441
    5. 442
    6. 443
  7. 444
  8. 445
  9. 446
  10. 447
4. 448
  1. 449
  2. 450
    1. 451
    2. 452
    3. 453
5. 454
  1. 455
456
1. 457
2. 458
3. 459
  1. 460
  2. 461
    1. 462
    2. 463
    3. 464
    4. 465
    5. 466
  3. 467
  4. 468
4. 469
  1. 470
  2. 471
  3. 472
  4. 473
  5. 474
5. 475
  1. 476
477
1. 478
2. 479
  1. 480
  2. 481
  3. 482
    1. 483
  4. 484
3. 485
  1. 486
  2. 487
  3. 488
4. 489
  1. 490
491
1. 492
2. 493
3. 494
4. 495
  1. 496
497
1. 498
2. 499
3. 500
4. 501
5. 502
  1. 503
  2. 504
  3. 505
6. 506
  1. 507
    1. 508
    2. 509
    3. 510
      1. 511
      2. 512
7. 513
  1. 514
515
1. 516
  1. 517
2. 518
  1. 519
    1. 520
  2. 521
    1. 522
    2. 523
  3. 524
  4. 525
3. 526
  1. 527
    1. 528
    2. 529
    3. 530
    4. 531
  2. 532
    1. 533
      1. 534
    2. 535
      1. 536
      2. 537
    3. 538
      1. 539
    4. 540
      1. 541
      2. 542
      3. 543
    5. 544
    6. 545
    7. 546
    8. 547
    9. 548
    10. 549
4. 550
  1. 551
    1. 552
  2. 553
    1. 554
    2. 555
      1. 556
      2. 557
      3. 558
      4. 559
      5. 560
  3. 561
    1. 562
    2. 563
    3. 564
  4. 565
    1. 566
    2. 567
      1. 568
      2. 569
      3. 570
  5. 571
    1. 572
    2. 573
      1. 574
      2. 575
      3. 576
      4.        577
        
                578
        
                579
      5. 580
      6. 581
    3. 582
      1. 583
      2. 584
      3.        585
        
                586
        
                587
        
                588
        
                589
      4. 590
  6. 591
    1. 592
    2. 593
  7. 594
    1. 595
    2. 596
      1. 597
      2. 598
      3. 599
      4. 600
      5.        601
        
                602
        
                 603
        
                604
        
                 605
        
                606
        
                 607
      6. 608
5. 609
  1. 610
    1. 611
    2. 612
  2. 613
    1. 614
    2. 615
      1. 616
      2. 617
      3. 618
      4. 619
      5. 620
      6. 621
      7. 622
      8. 623
  3. 624
    1. 625
    2. 626
      1. 627
      2. 628
      3. 629
      4. 630
  4. 631
    1. 632
    2. 633
      1. 634
      2. 635
      3.        636
        
                637
        
                638
  5. 639
    1. 640
    2. 641
      1. 642
      2. 643
      3.        644
        
                645
        
                646
        
                647
      4.        648
        
                649
        
                650
        
                651
        
                652
      5. 653
      6. 654
  6. 655
    1. 656
    2. 657
      1. 658
      2. 659
      3. 660
      4. 661
      5. 662
6. 663
  1. 664
    1. 665
    2. 666
      1.        667
        
                668
        
                669
  2. 670
  3. 671
  4. 672
  5. 673
  6. 674
  7. 675
7. 676
8. 677
  1. 678
  2. 679
  3. 680
  4. 681
  5. 682
  6. 683
  7. 684
  8. 685
  9. 686
  10. 687
  11. 688
  12. 689
690
1. 691
2. 692
3. 693
  1. 694
695
1. 696
2. 697
3. 698
4. 699
  1. 700
  2. 701
  3. 702
  4. 703
    1. 704
    2. 705
      1. 706
      2. 707
  5. 708
  6. 709
  7. 710
5. 711
6. 712
7. 713
  1. 714
715
1. 716
2. 717
3. 718
4. 719
  1. 720
  2. 721
    1. 722
    2. 723
  3. 724
  4. 725
    1. 726
    2. 727
      1. 728
      2. 729
    3. 730
    4. 731
    5. 732
    6. 733
    7. 734
5. 735
6. 736
7. 737
  1. 738
739
1. 740
2. 741
3. 742
  1. 743
    1. 744
    2. 745
    3. 746
    4. 747
    5. 748
  2. 749
    1. 750
  3. 751
    1. 752
    2. 753
  4. 754
  5. 755
    1. 756
    2. 757
4. 758
5. 759
  1. 760
761
1. 762
2. 763
3. 764
4. 765
  1. 766
    1. 767
  2. 768
  3. 769
  4. 770
    1. 771
  5. 772
    1. 773
  6. 774
    1. 775
  7. 776
    1. 777
  8. 778
    1. 779
    2. 780
5. 781
  1. 782
  2. 783
  3. 784
  4. 785
    1. 786
    2. 787
    3. 788
6. 789
  1. 790
  2. 791
  3. 792
  4. 793
7. 794
8. 795
  1. 796
  2. 797
9. 798
  1. 799
800
1. 801
  1. 802
2. 803
  1. 804
  2. 805
  3. 806
    1. 807
    2. 808
    3. 809
  4. 810
    1. 811
    2. 812
    3. 813
3. 814
  1. 815
  2. 816
    1. 817
    2. 818
    3. 819
    4. 820
    5. 821
      1. 822
      2. 823
      3. 824
    6. 825
      1. 826
    7. 827
      1. 828
      2. 829
      3. 830
      4. 831
    8. 832
  3. 833
    1. 834
      1. 835
      2. 836
      3. 837
      4. 838
      5. 839
      6. 840
      7. 841
      8. 842
      9. 843
      10. 844
      11. 845
      12. 846
      13. 847
      14. 848
    2. 849
      1. 850
      2. 851
      3. 852
      4. 853
      5. 854
      6. 855
      7. 856
      8. 857
      9. 858
      10. 859
      11. 860
      12. 861
      13. 862
      14. 863
      15. 864
      16. 865
      17. 866
      18. 867
      19. 868
      20. 869
  4. 870
    1. 871
    2. 872
    3. 873
    4. 874
    5. 875
4. 876
  1. 877
    1. 878
    2. 879
    3. 880
    4. 881
    5. 882
  2. 883
    1. 884
    2. 885
5. 886
  1. 887
    1. 888
    2. 889
    3. 890
    4. 891
  2. 892
  3. 893
    1. 894
    2. 895
  4. 896
    1. 897
      1.        898
        
                899
        
                900
      2. 901
      3. 902
      4. 903
      5. 904
    2. 905
    3. 906
    4. 907
    5. 908
    6. 909
  5. 910
    1. 911
    2. 912
    3. 913
    4. 914
    5. 915
    6. 916
6. 917
  1. 918
    1. 919
      1. 920
    2. 921
    3. 922
    4. 923
  2. 924
7. 925
  1. 926
  2. 927
8. 928
  1. 929
  2. 930
  3. 931
  4. 932
  5. 933
  6. 934
  7. 935
  8. 936
    1. 937
    2. 938
    3. 939
    4. 940
  9. 941
    1. 942
    2. 943
    3. 944
  10. 945
    1. 946
    2. 947
    3. 948
    4. 949
    5. 950
  11. 951
    1. 952
    2. 953
    3. 954
    4. 955
    5. 956
  12. 957
  13. 958
  14. 959
  15. 960
  16. 961
  17. 962
9. 963
  1. 964
10. 965
  1. 966
  2. 967
    1. 968
      1. 969
    2. 970
    3. 971
  3. 972
  4. 973
    1. 974
    2. 975
  5. 976
    1. 977
    2. 978
      1. 979
    3. 980
      1. 981
      2. 982
    4. 983
      1. 984
      2. 985
    5. 986
      1. 987
      2. 988
      3. 989
  6. 990
    1. 991
    2. 992
11. 993
  1. 994
  2. 995
  3. 996
997

20.8.7 AUX_TIMER2 Registers

#AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_TABLE_1 lists the memory-mapped registers for the AUX_TIMER2 registers. All register offset addresses not listed in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_TABLE_1 should be considered as reserved locations and the register contents should not be modified.

Table 20-135 AUX_TIMER2 Registers

Offset	Acronym	Register Name	Section
0h	CTL	Timer Control	#AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CTL
4h	TARGET	Target	#AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_TARGET
8h	SHDWTARGET	Shadow Target	#AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_SHDWTARGET
Ch	CNTR	Counter	#AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CNTR
10h	PRECFG	Clock Prescaler Configuration	#AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_PRECFG
14h	EVCTL	Event Control	#AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_EVCTL
18h	PULSETRIG	Pulse Trigger	#AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_PULSETRIG
80h	CH0EVCFG	Channel 0 Event Configuration	#AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH0EVCFG
84h	CH0CCFG	Channel 0 Capture Configuration	#AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH0CCFG
88h	CH0PCC	Channel 0 Pipeline Capture Compare	#AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH0PCC
8Ch	CH0CC	Channel 0 Capture Compare	#AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH0CC
90h	CH1EVCFG	Channel 1 Event Configuration	#AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH1EVCFG
94h	CH1CCFG	Channel 1 Capture Configuration	#AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH1CCFG
98h	CH1PCC	Channel 1 Pipeline Capture Compare	#AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH1PCC
9Ch	CH1CC	Channel 1 Capture Compare	#AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH1CC
A0h	CH2EVCFG	Channel 2 Event Configuration	#AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH2EVCFG
A4h	CH2CCFG	Channel 2 Capture Configuration	#AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH2CCFG
A8h	CH2PCC	Channel 2 Pipeline Capture Compare	#AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH2PCC
ACh	CH2CC	Channel 2 Capture Compare	#AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH2CC
B0h	CH3EVCFG	Channel 3 Event Configuration	#AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH3EVCFG
B4h	CH3CCFG	Channel 3 Capture Configuration	#AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH3CCFG
B8h	CH3PCC	Channel 3 Pipeline Capture Compare	#AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH3PCC
BCh	CH3CC	Channel 3 Capture Compare	#AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH3CC

Complex bit access types are encoded to fit into small table cells. #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_LEGEND shows the codes that are used for access types in this section.

Table 20-136 AUX_TIMER2 Access Type Codes

Access Type	Code	Description
Read Type
R	R	Read
Write Type
W	W	Write
Reset or Default Value
-n		Value after reset or the default value

20.8.7.1 CTL Register (Offset = 0h) [Reset = 00000000h]

CTL is shown in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CTL_FIGURE and described in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CTL_TABLE.

Return to the Summary Table.

Timer Control

Figure 20-119 CTL Register

31	30	29	28	27	26	25	24
RESERVED
R-0h

23	22	21	20	19	18	17	16
RESERVED
R-0h

15	14	13	12	11	10	9	8
RESERVED
R-0h

7	6	5	4	3	2	1	0
RESERVED	CH3_RESET	CH2_RESET	CH1_RESET	CH0_RESET	TARGET_EN	MODE
R-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

Table 20-137 CTL Register Field Descriptions

Bit	Field	Type	Reset	Description
31-7	RESERVED	R	0h	Reserved
6	CH3_RESET	R/W	0h	Channel 3 reset. 0: No effect. 1: Reset CH3CC, CH3PCC, CH3EVCFG, and CH3CCFG. Read returns 0.
5	CH2_RESET	R/W	0h	Channel 2 reset. 0: No effect. 1: Reset CH2CC, CH2PCC, CH2EVCFG, and CH2CCFG. Read returns 0.
4	CH1_RESET	R/W	0h	Channel 1 reset. 0: No effect. 1: Reset CH1CC, CH1PCC, CH1EVCFG, and CH1CCFG. Read returns 0.
3	CH0_RESET	R/W	0h	Channel 0 reset. 0: No effect. 1: Reset CH0CC, CH0PCC, CH0EVCFG, and CH0CCFG. Read returns 0.
2	TARGET_EN	R/W	0h	Select counter target value. You must select TARGET to use shadow target functionality. 0h = 65535 1h = TARGET.VALUE
1-0	MODE	R/W	0h	Timer mode control. The timer restarts from 0 when you set MODE to UP_ONCE, UP_PER, or UPDWN_PER. When you write MODE all internally queued updates to [CHnCC.] and TARGET clear. 0h = Disable timer. Updates to counter, channels, and events stop. 1h = Count up once. The timer increments from 0 to target value, then stops and sets MODE to DIS. 2h = Count up periodically. The timer increments from 0 to target value, repeatedly. Period = (target value + 1) timer clock period 3h = Count up and down periodically. The timer counts from 0 to target value and back to 0, repeatedly. Period = (target value * 2) * timer clock period

20.8.7.2 TARGET Register (Offset = 4h) [Reset = 00000000h]

TARGET is shown in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_TARGET_FIGURE and described in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_TARGET_TABLE.

Return to the Summary Table.

Target
User defined counter target.

Figure 20-120 TARGET Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																VALUE
R-0h																R/W-0h

Table 20-138 TARGET Register Field Descriptions

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	VALUE	R/W	0h	16 bit user defined counter target value, which is used when selected by CTL.TARGET_EN.

20.8.7.3 SHDWTARGET Register (Offset = 8h) [Reset = 00000000h]

SHDWTARGET is shown in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_SHDWTARGET_FIGURE and described in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_SHDWTARGET_TABLE.

Return to the Summary Table.

Shadow Target

Figure 20-121 SHDWTARGET Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																VALUE
R-0h																R/W-0h

Table 20-139 SHDWTARGET Register Field Descriptions

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	VALUE	R/W	0h	Target value for next counter period. The timer copies VALUE to TARGET.VALUE when CNTR.VALUE becomes 0. The copy does not happen when you restart the timer. This is useful to avoid period jitter in PWM applications with time-varying period, sometimes referenced as phase corrected PWM.

20.8.7.4 CNTR Register (Offset = Ch) [Reset = 00000000h]

CNTR is shown in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CNTR_FIGURE and described in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CNTR_TABLE.

Return to the Summary Table.

Counter

Figure 20-122 CNTR Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																VALUE
R-0h																R-0h

Table 20-140 CNTR Register Field Descriptions

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	VALUE	R	0h	16 bit current counter value.

20.8.7.5 PRECFG Register (Offset = 10h) [Reset = 00000000h]

PRECFG is shown in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_PRECFG_FIGURE and described in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_PRECFG_TABLE.

Return to the Summary Table.

Clock Prescaler Configuration

Figure 20-123 PRECFG Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																								CLKDIV
R-0h																								R/W-0h

Table 20-141 PRECFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7-0	CLKDIV	R/W	0h	Clock division. CLKDIV determines the timer clock frequency for counter, synchronization, and timer event updates. The timer clock frequency is the clock selected by AUX_SYSIF:TIMER2CLKCTL.SRC divided by (CLKDIV + 1). This inverse is the timer clock period. 0x00: Divide by 1. 0x01: Divide by 2. ... 0xFF: Divide by 256.

20.8.7.6 EVCTL Register (Offset = 14h) [Reset = 00000000h]

EVCTL is shown in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_EVCTL_FIGURE and described in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_EVCTL_TABLE.

Return to the Summary Table.

Event Control
Set and clear individual events manually. Manual update of an event takes priority over automatic channel updates to the same event. You cannot set and clear an event at the same time, such requests will be neglected.
An event can be automatically cleared, set, toggled, or pulsed by each channel, listed in decreasing order of priority. The action with highest priority happens when multiple channels want to update an event at the same time.
The four events connect to the asynchronous AUX event bus:
- Event 0 connects to AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV0.
- Event 1 connects to AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV1.
- Event 2 connects to AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV2.
- Event 3 connects to AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV3.

Figure 20-124 EVCTL Register

31	30	29	28	27	26	25	24
RESERVED
R-0h

23	22	21	20	19	18	17	16
RESERVED
R-0h

15	14	13	12	11	10	9	8
RESERVED
R-0h

7	6	5	4	3	2	1	0
EV3_SET	EV3_CLR	EV2_SET	EV2_CLR	EV1_SET	EV1_CLR	EV0_SET	EV0_CLR
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h

Table 20-142 EVCTL Register Field Descriptions

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7	EV3_SET	W	0h	Set event 3. Write 1 to set event 3.
6	EV3_CLR	W	0h	Clear event 3. Write 1 to clear event 3.
5	EV2_SET	W	0h	Set event 2. Write 1 to set event 2.
4	EV2_CLR	W	0h	Clear event 2. Write 1 to clear event 2.
3	EV1_SET	W	0h	Set event 1. Write 1 to set event 1.
2	EV1_CLR	W	0h	Clear event 1. Write 1 to clear event 1.
1	EV0_SET	W	0h	Set event 0. Write 1 to set event 0.
0	EV0_CLR	W	0h	Clear event 0. Write 1 to clear event 0.

20.8.7.7 PULSETRIG Register (Offset = 18h) [Reset = 00000000h]

PULSETRIG is shown in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_PULSETRIG_FIGURE and described in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_PULSETRIG_TABLE.

Return to the Summary Table.

Pulse Trigger

Figure 20-125 PULSETRIG Register

31	30	29	28	27	26	25	24
RESERVED
R-0h

23	22	21	20	19	18	17	16
RESERVED
R-0h

15	14	13	12	11	10	9	8
RESERVED
R-0h

7	6	5	4	3	2	1	0
RESERVED							TRIG
R-0h							W-0h

Table 20-143 PULSETRIG Register Field Descriptions

Bit	Field	Type	Reset	Description
31-1	RESERVED	R	0h	Reserved
0	TRIG	W	0h	Pulse trigger. Write 1 to generate a pulse to AUX_EVCTL:EVSTAT3.AUX_TIMER2_PULSE. Pulse width equals the duty cycle of AUX_SYSIF:TIMER2CLKCTL.SRC.

20.8.7.8 CH0EVCFG Register (Offset = 80h) [Reset = 00000000h]

CH0EVCFG is shown in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH0EVCFG_FIGURE and described in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH0EVCFG_TABLE.

Return to the Summary Table.

Channel 0 Event Configuration
This register configures channel function and enables event outputs.
Each channel has an edge-detection circuit with memory. The circuit is:
- enabled while CCACT selects a capture function and CTL.MODE is different from DIS.
- flushed while CCACT selects a capture function and you change CTL.MODE from DIS to another mode.

The flush action uses two AUX_SYSIF:TIMER2CLKCTL.SRC clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.

Figure 20-126 CH0EVCFG Register

31	30	29	28	27	26	25	24
RESERVED
R-0h

23	22	21	20	19	18	17	16
RESERVED
R-0h

15	14	13	12	11	10	9	8
RESERVED
R-0h

7	6	5	4	3	2	1	0
EV3_GEN	EV2_GEN	EV1_GEN	EV0_GEN	CCACT
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

Table 20-144 CH0EVCFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7	EV3_GEN	R/W	0h	Event 3 enable. 0: Channel 0 does not control event 3. 1: Channel 0 controls event 3. When 0 < CCACT < 8, EV3_GEN becomes zero after a capture or compare event.
6	EV2_GEN	R/W	0h	Event 2 enable. 0: Channel 0 does not control event 2. 1: Channel 0 controls event 2. When 0 < CCACT < 8, EV2_GEN becomes zero after a capture or compare event.
5	EV1_GEN	R/W	0h	Event 1 enable. 0: Channel 0 does not control event 1. 1: Channel 0 controls event 1. When 0 < CCACT < 8, EV1_GEN becomes zero after a capture or compare event.
4	EV0_GEN	R/W	0h	Event 0 enable. 0: Channel 0 does not control event 0. 1: Channel 0 controls event 0. When 0 < CCACT < 8, EV0_GEN becomes zero after a capture or compare event.
3-0	CCACT	R/W	0h	Capture-Compare action. Capture-Compare action defines 15 different channel functions that utilize capture, compare, and zero events. 0h = Disable channel. 1h = Set on capture, and then disable channel. Channel function sequence: - Set enabled events on capture event and copy CNTR.VALUE to CH0CC.VALUE. - Disable channel. Primary use scenario is to select this function before you start the timer. Follow these steps if you need to select this function while CTL.MODE is different from DIS: - Set CCACT to SET_ON_CAPT with no event enable. - Configure CH0CCFG (optional). - Wait for three timer clock periods as defined in PRECFG before you set CCACT to SET_ON_CAPT_DIS. Event enable is optional. These steps prevent capture events caused by expired signal values in edge-detection circuit. 2h = Clear on zero, toggle on compare, and then disable channel. Channel function sequence: - Clear enabled events when CNTR.VALUE = 0. - Toggle enabled events when CH0CC.VALUE = CNTR.VALUE. - Disable channel. Enabled events are set when CH0CC.VALUE = 0 and CNTR.VALUE = 0. 3h = Set on zero, toggle on compare, and then disable channel. Channel function sequence: - Set enabled events when CNTR.VALUE = 0. - Toggle enabled events when CH0CC.VALUE = CNTR.VALUE. - Disable channel. Enabled events are cleared when CH0CC.VALUE = 0 and CNTR.VALUE = 0. 4h = Clear on compare, and then disable channel. Channel function sequence: - Clear enabled events when CH0CC.VALUE = CNTR.VALUE. - Disable channel. 5h = Set on compare, and then disable channel. Channel function sequence: - Set enabled events when CH0CC.VALUE = CNTR.VALUE. - Disable channel. 6h = Toggle on compare, and then disable channel. Channel function sequence: - Toggle enabled events when CH0CC.VALUE = CNTR.VALUE. - Disable channel. 7h = Pulse on compare, and then disable channel. Channel function sequence: - Pulse enabled events when CH0CC.VALUE = CNTR.VALUE. - Disable channel. The event is high for two timer clock periods. 8h = Period and pulse width measurement. Continuously capture period and pulse width of the signal selected by CH0CCFG.CAPT_SRC relative to the signal edge given by CH0CCFG.EDGE. Set enabled events when CH0CC.VALUE contains signal period and CH0PCC.VALUE contains signal pulse width. Notes: - Make sure that you configure CH0CCFG.CAPT_SRC and CCACT when CTL.MODE equals DIS, then set CTL.MODE to UP_ONCE or UP_PER. - The counter restarts in the selected timer mode when CH0CC.VALUE contains the signal period. - If more than one channel uses this function, the channels will perform this function one at a time. The channel with lowest number has priority and performs the function first. Next measurement starts when current measurement completes successfully or times out. A timeout occurs when counter equals target. - If you want to observe a timeout event configure another channel to SET_ON_CAPT. Signal property requirements: - Signal Period >= 2 * ( 1 + PRECFG.CLKDIV ) * timer clock period. - Signal Period <= 65535 * (1 + PRECFG.CLKDIV ) * timer clock period. - Signal low and high phase >= (1 + PRECFG.CLKDIV ) * timer clock period. 9h = Set on capture repeatedly. Channel function sequence: - Set enabled events on capture event and copy CNTR.VALUE to CH0CC.VALUE. Primary use scenario is to select this function before you start the timer. Follow these steps if you need to select this function while CTL.MODE is different from DIS: - Select this function with no event enable. - Configure CH0CCFG (optional). - Wait for three timer clock periods as defined in PRECFG before you enable events. These steps prevent capture events caused by expired signal values in edge-detection circuit. Ah = Clear on zero, toggle on compare repeatedly. Channel function sequence: - Clear enabled events when CNTR.VALUE = 0. - Toggle enabled events when CH0CC.VALUE = CNTR.VALUE. Set CTL.MODE to UPDWN_PER for center-aligned PWM generation. Duty cycle is given by: When CH0CC.VALUE <= TARGET.VALUE: Duty cycle = 1 - ( CH0CC.VALUE / TARGET.VALUE ). When CH0CC.VALUE > TARGET.VALUE: Duty cycle = 0. Enabled events are set when CH0CC.VALUE = 0 and CNTR.VALUE = 0. Bh = Set on zero, toggle on compare repeatedly. Channel function sequence: - Set enabled events when CNTR.VALUE = 0. - Toggle enabled events when CH0CC.VALUE = CNTR.VALUE. Set CTL.MODE to UP_PER for edge-aligned PWM generation. Duty cycle is given by: When CH0CC.VALUE <= TARGET.VALUE: Duty cycle = CH0CC.VALUE / ( TARGET.VALUE + 1 ). When CH0CC.VALUE > TARGET.VALUE: Duty cycle = 1. Enabled events are cleared when CH0CC.VALUE = 0 and CNTR.VALUE = 0. Ch = Clear on compare repeatedly. Channel function sequence: - Clear enabled events when CH0CC.VALUE = CNTR.VALUE. Dh = Set on compare repeatedly. Channel function sequence: - Set enabled events when CH0CC.VALUE = CNTR.VALUE. Eh = Toggle on compare repeatedly. Channel function sequence: - Toggle enabled events when CH0CC.VALUE = CNTR.VALUE. Fh = Pulse on compare repeatedly. Channel function sequence: - Pulse enabled events when CH0CC.VALUE = CNTR.VALUE. The event is high for two timer clock periods.

20.8.7.9 CH0CCFG Register (Offset = 84h) [Reset = 00000000h]

CH0CCFG is shown in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH0CCFG_FIGURE and described in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH0CCFG_TABLE.

Return to the Summary Table.

Channel 0 Capture Configuration

Figure 20-127 CH0CCFG Register

31	30	29	28	27	26	25	24
RESERVED
R-0h

23	22	21	20	19	18	17	16
RESERVED
R-0h

15	14	13	12	11	10	9	8
RESERVED
R-0h

7	6	5	4	3	2	1	0
RESERVED	CAPT_SRC						EDGE
R-0h	R/W-0h						R/W-0h

Table 20-145 CH0CCFG Register Field Descriptions

Bit

Field

Type

Reset

Description

31-7

RESERVED

Reserved

6-1

CAPT_SRC

R/W

Select capture signal source from the asynchronous AUX event bus.
The selected signal enters the edge-detection circuit. False capture events can occur when:
- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described in CH0EVCFG
- this register is reconfigured while CTL.MODE is different from DIS.
You can avoid false capture events. When wanted channel function is:
- SET_ON_CAPT_DIS, see description for SET_ON_CAPT_DIS in CH0EVCFG.CCACT.
- SET_ON_CAPT, see description for SET_ON_CAPT in CH0EVCFG.CCACT.
- PER_PULSE_WIDTH_MEAS, see description for PER_PULSE_WIDTH_MEAS in CH0EVCFG.CCACT.
If you write a non-enumerated value the behavior is identical to NO_EVENT. The written value is returned when read.

0h = AUX_EVCTL:EVSTAT0.AUXIO0

1h = AUX_EVCTL:EVSTAT0.AUXIO1

2h = AUX_EVCTL:EVSTAT0.AUXIO2

3h = AUX_EVCTL:EVSTAT0.AUXIO3

4h = AUX_EVCTL:EVSTAT0.AUXIO4

5h = AUX_EVCTL:EVSTAT0.AUXIO5

6h = AUX_EVCTL:EVSTAT0.AUXIO6

7h = AUX_EVCTL:EVSTAT0.AUXIO7

8h = AUX_EVCTL:EVSTAT0.AUXIO8

9h = AUX_EVCTL:EVSTAT0.AUXIO9

Ah = AUX_EVCTL:EVSTAT0.AUXIO10

Bh = AUX_EVCTL:EVSTAT0.AUXIO11

Ch = AUX_EVCTL:EVSTAT0.AUXIO12

Dh = AUX_EVCTL:EVSTAT0.AUXIO13

Eh = AUX_EVCTL:EVSTAT0.AUXIO14

Fh = AUX_EVCTL:EVSTAT0.AUXIO15

10h = AUX_EVCTL:EVSTAT1.AUXIO16

11h = AUX_EVCTL:EVSTAT1.AUXIO17

12h = AUX_EVCTL:EVSTAT1.AUXIO18

13h = AUX_EVCTL:EVSTAT1.AUXIO19

14h = AUX_EVCTL:EVSTAT1.AUXIO20

15h = AUX_EVCTL:EVSTAT1.AUXIO21

16h = AUX_EVCTL:EVSTAT1.AUXIO22

17h = AUX_EVCTL:EVSTAT1.AUXIO23

18h = AUX_EVCTL:EVSTAT1.AUXIO24

19h = AUX_EVCTL:EVSTAT1.AUXIO25

1Ah = AUX_EVCTL:EVSTAT1.AUXIO26

1Bh = AUX_EVCTL:EVSTAT1.AUXIO27

1Ch = AUX_EVCTL:EVSTAT1.AUXIO28

1Dh = AUX_EVCTL:EVSTAT1.AUXIO29

1Eh = AUX_EVCTL:EVSTAT1.AUXIO30

1Fh = AUX_EVCTL:EVSTAT1.AUXIO31

20h = AUX_EVCTL:EVSTAT2.MANUAL_EV

21h = AUX_EVCTL:EVSTAT2.AON_RTC_CH2

22h = AUX_EVCTL:EVSTAT2.AON_RTC_CH2_DLY

23h = AUX_EVCTL:EVSTAT2.AON_RTC_4KHZ

24h = AUX_EVCTL:EVSTAT2.AON_BATMON_BAT_UPD

25h = AUX_EVCTL:EVSTAT2.AON_BATMON_TEMP_UPD

26h = AUX_EVCTL:EVSTAT2.SCLK_LF

27h = AUX_EVCTL:EVSTAT2.PWR_DWN

28h = AUX_EVCTL:EVSTAT2.MCU_ACTIVE

29h = AUX_EVCTL:EVSTAT2.VDDR_RECHARGE

2Ah = AUX_EVCTL:EVSTAT2.ACLK_REF

2Bh = AUX_EVCTL:EVSTAT2.MCU_EV

2Ch = AUX_EVCTL:EVSTAT2.MCU_OBSMUX0

2Dh = AUX_EVCTL:EVSTAT2.MCU_OBSMUX1

2Eh = AUX_EVCTL:EVSTAT2.AUX_COMPA

2Fh = AUX_EVCTL:EVSTAT2.AUX_COMPB

30h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV0

31h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV1

32h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV2

33h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV3

35h = AUX_EVCTL:EVSTAT3.AUX_TIMER1_EV

36h = AUX_EVCTL:EVSTAT3.AUX_TIMER0_EV

37h = AUX_EVCTL:EVSTAT3.AUX_TDC_DONE

38h = AUX_EVCTL:EVSTAT3.AUX_ISRC_RESET_N

39h = AUX_EVCTL:EVSTAT3.AUX_ADC_DONE

3Ah = AUX_EVCTL:EVSTAT3.AUX_ADC_IRQ

3Bh = AUX_EVCTL:EVSTAT3.AUX_ADC_FIFO_ALMOST_FULL

3Ch = AUX_EVCTL:EVSTAT3.AUX_ADC_FIFO_NOT_EMPTY

3Dh = AUX_EVCTL:EVSTAT3.AUX_SMPH_AUTOTAKE_DONE

3Fh = No event.

EDGE

R/W

Edge configuration.
Channel captures counter value at selected edge on signal source selected by CAPT_SRC. See CH0EVCFG.CCACT.

0h = Capture CNTR.VALUE at falling edge of CAPT_SRC.

1h = Capture CNTR.VALUE at rising edge of CAPT_SRC.

20.8.7.10 CH0PCC Register (Offset = 88h) [Reset = 00000000h]

CH0PCC is shown in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH0PCC_FIGURE and described in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH0PCC_TABLE.

Return to the Summary Table.

Channel 0 Pipeline Capture Compare

Figure 20-128 CH0PCC Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																VALUE
R-0h																R/W-0h

Table 20-146 CH0PCC Register Field Descriptions

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	VALUE	R/W	0h	Pipeline Capture Compare value. 16-bit user defined pipeline compare value or channel-updated capture value. Compare mode: An update of VALUE will be transferred to CH0CC.VALUE when the next CNTR.VALUE is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal. Capture mode: When CH0EVCFG.CCACT equals PER_PULSE_WIDTH_MEAS then VALUE contains the width of the low or high phase of the selected signal. This is specified by CH0CCFG.EDGE and CH0CCFG.CAPT_SRC.

20.8.7.11 CH0CC Register (Offset = 8Ch) [Reset = 00000000h]

CH0CC is shown in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH0CC_FIGURE and described in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH0CC_TABLE.

Return to the Summary Table.

Channel 0 Capture Compare

Figure 20-129 CH0CC Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																VALUE
R-0h																R/W-0h

Table 20-147 CH0CC Register Field Descriptions

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	VALUE	R/W	0h	Capture Compare value. 16-bit user defined compare value or channel-updated capture value. Compare mode: VALUE is compared against CNTR.VALUE and an event is generated as specified by CH0EVCFG.CCACT when these are equal. Capture mode: The current counter value is stored in VALUE when a capture event occurs. CH0EVCFG.CCACT determines if VALUE is a signal period or a regular capture value.

20.8.7.12 CH1EVCFG Register (Offset = 90h) [Reset = 00000000h]

CH1EVCFG is shown in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH1EVCFG_FIGURE and described in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH1EVCFG_TABLE.

Return to the Summary Table.

Channel 1 Event Configuration
This register configures channel function and enables event outputs.
Each channel has an edge-detection circuit with memory. The circuit is:
- enabled while CCACT selects a capture function and CTL.MODE is different from DIS.
- flushed while CCACT selects a capture function and you change CTL.MODE from DIS to another mode.

The flush action uses two AUX_SYSIF:TIMER2CLKCTL.SRC clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.

Figure 20-130 CH1EVCFG Register

31	30	29	28	27	26	25	24
RESERVED
R-0h

23	22	21	20	19	18	17	16
RESERVED
R-0h

15	14	13	12	11	10	9	8
RESERVED
R-0h

7	6	5	4	3	2	1	0
EV3_GEN	EV2_GEN	EV1_GEN	EV0_GEN	CCACT
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

Table 20-148 CH1EVCFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7	EV3_GEN	R/W	0h	Event 3 enable. 0: Channel 1 does not control event 3. 1: Channel 1 controls event 3. When 0 < CCACT < 8, EV3_GEN becomes zero after a capture or compare event.
6	EV2_GEN	R/W	0h	Event 2 enable. 0: Channel 1 does not control event 2. 1: Channel 1 controls event 2. When 0 < CCACT < 8, EV2_GEN becomes zero after a capture or compare event.
5	EV1_GEN	R/W	0h	Event 1 enable. 0: Channel 1 does not control event 1. 1: Channel 1 controls event 1. When 0 < CCACT < 8, EV1_GEN becomes zero after a capture or compare event.
4	EV0_GEN	R/W	0h	Event 0 enable. 0: Channel 1 does not control event 0. 1: Channel 1 controls event 0. When 0 < CCACT < 8, EV0_GEN becomes zero after a capture or compare event.
3-0	CCACT	R/W	0h	Capture-Compare action. Capture-Compare action defines 15 different channel functions that utilize capture, compare, and zero events. 0h = Disable channel. 1h = Set on capture, and then disable channel. Channel function sequence: - Set enabled events on capture event and copy CNTR.VALUE to CH1CC.VALUE. - Disable channel. Primary use scenario is to select this function before you start the timer. Follow these steps if you need to select this function while CTL.MODE is different from DIS: - Set CCACT to SET_ON_CAPT with no event enable. - Configure CH1CCFG (optional). - Wait for three timer clock periods as defined in PRECFG before you set CCACT to SET_ON_CAPT_DIS. Event enable is optional. These steps prevent capture events caused by expired signal values in edge-detection circuit. 2h = Clear on zero, toggle on compare, and then disable channel. Channel function sequence: - Clear enabled events when CNTR.VALUE = 0. - Toggle enabled events when CH1CC.VALUE = CNTR.VALUE. - Disable channel. Enabled events are set when CH1CC.VALUE = 0 and CNTR.VALUE = 0. 3h = Set on zero, toggle on compare, and then disable channel. Channel function sequence: - Set enabled events when CNTR.VALUE = 0. - Toggle enabled events when CH1CC.VALUE = CNTR.VALUE. - Disable channel. Enabled events are cleared when CH1CC.VALUE = 0 and CNTR.VALUE = 0. 4h = Clear on compare, and then disable channel. Channel function sequence: - Clear enabled events when CH1CC.VALUE = CNTR.VALUE. - Disable channel. 5h = Set on compare, and then disable channel. Channel function sequence: - Set enabled events when CH1CC.VALUE = CNTR.VALUE. - Disable channel. 6h = Toggle on compare, and then disable channel. Channel function sequence: - Toggle enabled events when CH1CC.VALUE = CNTR.VALUE. - Disable channel. 7h = Pulse on compare, and then disable channel. Channel function sequence: - Pulse enabled events when CH1CC.VALUE = CNTR.VALUE. - Disable channel. The event is high for two timer clock periods. 8h = Period and pulse width measurement. Continuously capture period and pulse width of the signal selected by CH1CCFG.CAPT_SRC relative to the signal edge given by CH1CCFG.EDGE. Set enabled events when CH1CC.VALUE contains signal period and CH1PCC.VALUE contains signal pulse width. Notes: - Make sure that you configure CH1CCFG.CAPT_SRC and CCACT when CTL.MODE equals DIS, then set CTL.MODE to UP_ONCE or UP_PER. - The counter restarts in the selected timer mode when CH1CC.VALUE contains the signal period. - If more than one channel uses this function, the channels will perform this function one at a time. The channel with lowest number has priority and performs the function first. Next measurement starts when current measurement completes successfully or times out. A timeout occurs when counter equals target. - If you want to observe a timeout event configure another channel to SET_ON_CAPT. Signal property requirements: - Signal Period >= 2 * ( 1 + PRECFG.CLKDIV ) * timer clock period. - Signal Period <= 65535 * (1 + PRECFG.CLKDIV ) * timer clock period. - Signal low and high phase >= (1 + PRECFG.CLKDIV ) * timer clock period. 9h = Set on capture repeatedly. Channel function sequence: - Set enabled events on capture event and copy CNTR.VALUE to CH1CC.VALUE. Primary use scenario is to select this function before you start the timer. Follow these steps if you need to select this function while CTL.MODE is different from DIS: - Select this function with no event enable. - Configure CH1CCFG (optional). - Wait for three timer clock periods as defined in PRECFG before you enable events. These steps prevent capture events caused by expired signal values in edge-detection circuit. Ah = Clear on zero, toggle on compare repeatedly. Channel function sequence: - Clear enabled events when CNTR.VALUE = 0. - Toggle enabled events when CH1CC.VALUE = CNTR.VALUE. Set CTL.MODE to UPDWN_PER for center-aligned PWM generation. Duty cycle is given by: When CH1CC.VALUE <= TARGET.VALUE: Duty cycle = 1 - ( CH1CC.VALUE / TARGET.VALUE ). When CH1CC.VALUE > TARGET.VALUE: Duty cycle = 0. Enabled events are set when CH1CC.VALUE = 0 and CNTR.VALUE = 0. Bh = Set on zero, toggle on compare repeatedly. Channel function sequence: - Set enabled events when CNTR.VALUE = 0. - Toggle enabled events when CH1CC.VALUE = CNTR.VALUE. Set CTL.MODE to UP_PER for edge-aligned PWM generation. Duty cycle is given by: When CH1CC.VALUE <= TARGET.VALUE: Duty cycle = CH1CC.VALUE / ( TARGET.VALUE + 1 ). When CH1CC.VALUE > TARGET.VALUE: Duty cycle = 1. Enabled events are cleared when CH1CC.VALUE = 0 and CNTR.VALUE = 0. Ch = Clear on compare repeatedly. Channel function sequence: - Clear enabled events when CH1CC.VALUE = CNTR.VALUE. Dh = Set on compare repeatedly. Channel function sequence: - Set enabled events when CH1CC.VALUE = CNTR.VALUE. Eh = Toggle on compare repeatedly. Channel function sequence: - Toggle enabled events when CH1CC.VALUE = CNTR.VALUE. Fh = Pulse on compare repeatedly. Channel function sequence: - Pulse enabled events when CH1CC.VALUE = CNTR.VALUE. The event is high for two timer clock periods.

20.8.7.13 CH1CCFG Register (Offset = 94h) [Reset = 00000000h]

CH1CCFG is shown in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH1CCFG_FIGURE and described in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH1CCFG_TABLE.

Return to the Summary Table.

Channel 1 Capture Configuration

Figure 20-131 CH1CCFG Register

31	30	29	28	27	26	25	24
RESERVED
R-0h

23	22	21	20	19	18	17	16
RESERVED
R-0h

15	14	13	12	11	10	9	8
RESERVED
R-0h

7	6	5	4	3	2	1	0
RESERVED	CAPT_SRC						EDGE
R-0h	R/W-0h						R/W-0h

Table 20-149 CH1CCFG Register Field Descriptions

Bit

Field

Type

Reset

Description

31-7

RESERVED

Reserved

6-1

CAPT_SRC

R/W

Select capture signal source from the asynchronous AUX event bus.
The selected signal enters the edge-detection circuit. False capture events can occur when:
- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described in CH1EVCFG
- this register is reconfigured while CTL.MODE is different from DIS.
You can avoid false capture events. When wanted channel function is:
- SET_ON_CAPT_DIS, see description for SET_ON_CAPT_DIS in CH1EVCFG.CCACT.
- SET_ON_CAPT, see description for SET_ON_CAPT in CH1EVCFG.CCACT.
- PER_PULSE_WIDTH_MEAS, see description for PER_PULSE_WIDTH_MEAS in CH1EVCFG.CCACT.
If you write a non-enumerated value the behavior is identical to NO_EVENT. The written value is returned when read.

0h = AUX_EVCTL:EVSTAT0.AUXIO0

1h = AUX_EVCTL:EVSTAT0.AUXIO1

2h = AUX_EVCTL:EVSTAT0.AUXIO2

3h = AUX_EVCTL:EVSTAT0.AUXIO3

4h = AUX_EVCTL:EVSTAT0.AUXIO4

5h = AUX_EVCTL:EVSTAT0.AUXIO5

6h = AUX_EVCTL:EVSTAT0.AUXIO6

7h = AUX_EVCTL:EVSTAT0.AUXIO7

8h = AUX_EVCTL:EVSTAT0.AUXIO8

9h = AUX_EVCTL:EVSTAT0.AUXIO9

Ah = AUX_EVCTL:EVSTAT0.AUXIO10

Bh = AUX_EVCTL:EVSTAT0.AUXIO11

Ch = AUX_EVCTL:EVSTAT0.AUXIO12

Dh = AUX_EVCTL:EVSTAT0.AUXIO13

Eh = AUX_EVCTL:EVSTAT0.AUXIO14

Fh = AUX_EVCTL:EVSTAT0.AUXIO15

10h = AUX_EVCTL:EVSTAT1.AUXIO16

11h = AUX_EVCTL:EVSTAT1.AUXIO17

12h = AUX_EVCTL:EVSTAT1.AUXIO18

13h = AUX_EVCTL:EVSTAT1.AUXIO19

14h = AUX_EVCTL:EVSTAT1.AUXIO20

15h = AUX_EVCTL:EVSTAT1.AUXIO21

16h = AUX_EVCTL:EVSTAT1.AUXIO22

17h = AUX_EVCTL:EVSTAT1.AUXIO23

18h = AUX_EVCTL:EVSTAT1.AUXIO24

19h = AUX_EVCTL:EVSTAT1.AUXIO25

1Ah = AUX_EVCTL:EVSTAT1.AUXIO26

1Bh = AUX_EVCTL:EVSTAT1.AUXIO27

1Ch = AUX_EVCTL:EVSTAT1.AUXIO28

1Dh = AUX_EVCTL:EVSTAT1.AUXIO29

1Eh = AUX_EVCTL:EVSTAT1.AUXIO30

1Fh = AUX_EVCTL:EVSTAT1.AUXIO31

20h = AUX_EVCTL:EVSTAT2.MANUAL_EV

21h = AUX_EVCTL:EVSTAT2.AON_RTC_CH2

22h = AUX_EVCTL:EVSTAT2.AON_RTC_CH2_DLY

23h = AUX_EVCTL:EVSTAT2.AON_RTC_4KHZ

24h = AUX_EVCTL:EVSTAT2.AON_BATMON_BAT_UPD

25h = AUX_EVCTL:EVSTAT2.AON_BATMON_TEMP_UPD

26h = AUX_EVCTL:EVSTAT2.SCLK_LF

27h = AUX_EVCTL:EVSTAT2.PWR_DWN

28h = AUX_EVCTL:EVSTAT2.MCU_ACTIVE

29h = AUX_EVCTL:EVSTAT2.VDDR_RECHARGE

2Ah = AUX_EVCTL:EVSTAT2.ACLK_REF

2Bh = AUX_EVCTL:EVSTAT2.MCU_EV

2Ch = AUX_EVCTL:EVSTAT2.MCU_OBSMUX0

2Dh = AUX_EVCTL:EVSTAT2.MCU_OBSMUX1

2Eh = AUX_EVCTL:EVSTAT2.AUX_COMPA

2Fh = AUX_EVCTL:EVSTAT2.AUX_COMPB

30h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV0

31h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV1

32h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV2

33h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV3

35h = AUX_EVCTL:EVSTAT3.AUX_TIMER1_EV

36h = AUX_EVCTL:EVSTAT3.AUX_TIMER0_EV

37h = AUX_EVCTL:EVSTAT3.AUX_TDC_DONE

38h = AUX_EVCTL:EVSTAT3.AUX_ISRC_RESET_N

39h = AUX_EVCTL:EVSTAT3.AUX_ADC_DONE

3Ah = AUX_EVCTL:EVSTAT3.AUX_ADC_IRQ

3Bh = AUX_EVCTL:EVSTAT3.AUX_ADC_FIFO_ALMOST_FULL

3Ch = AUX_EVCTL:EVSTAT3.AUX_ADC_FIFO_NOT_EMPTY

3Dh = AUX_EVCTL:EVSTAT3.AUX_SMPH_AUTOTAKE_DONE

3Fh = No event.

EDGE

R/W

Edge configuration.
Channel captures counter value at selected edge on signal source selected by CAPT_SRC. See CH1EVCFG.CCACT.

0h = Capture CNTR.VALUE at falling edge of CAPT_SRC.

1h = Capture CNTR.VALUE at rising edge of CAPT_SRC.

20.8.7.14 CH1PCC Register (Offset = 98h) [Reset = 00000000h]

CH1PCC is shown in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH1PCC_FIGURE and described in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH1PCC_TABLE.

Return to the Summary Table.

Channel 1 Pipeline Capture Compare

Figure 20-132 CH1PCC Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																VALUE
R-0h																R/W-0h

Table 20-150 CH1PCC Register Field Descriptions

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	VALUE	R/W	0h	Pipeline Capture Compare value. 16-bit user defined pipeline compare value or channel-updated capture value. Compare mode: An update of VALUE will be transferred to CH1CC.VALUE when the next CNTR.VALUE is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal. Capture mode: When CH1EVCFG.CCACT equals PER_PULSE_WIDTH_MEAS then VALUE contains the width of the low or high phase of the selected signal. This is specified by CH1CCFG.EDGE and CH1CCFG.CAPT_SRC.

20.8.7.15 CH1CC Register (Offset = 9Ch) [Reset = 00000000h]

CH1CC is shown in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH1CC_FIGURE and described in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH1CC_TABLE.

Return to the Summary Table.

Channel 1 Capture Compare

Figure 20-133 CH1CC Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																VALUE
R-0h																R/W-0h

Table 20-151 CH1CC Register Field Descriptions

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	VALUE	R/W	0h	Capture Compare value. 16-bit user defined compare value or channel-updated capture value. Compare mode: VALUE is compared against CNTR.VALUE and an event is generated as specified by CH1EVCFG.CCACT when these are equal. Capture mode: The current counter value is stored in VALUE when a capture event occurs. CH1EVCFG.CCACT determines if VALUE is a signal period or a regular capture value.

20.8.7.16 CH2EVCFG Register (Offset = A0h) [Reset = 00000000h]

CH2EVCFG is shown in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH2EVCFG_FIGURE and described in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH2EVCFG_TABLE.

Return to the Summary Table.

Channel 2 Event Configuration
This register configures channel function and enables event outputs.
Each channel has an edge-detection circuit with memory. The circuit is:
- enabled while CCACT selects a capture function and CTL.MODE is different from DIS.
- flushed while CCACT selects a capture function and you change CTL.MODE from DIS to another mode.

The flush action uses two AUX_SYSIF:TIMER2CLKCTL.SRC clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.

Figure 20-134 CH2EVCFG Register

31	30	29	28	27	26	25	24
RESERVED
R-0h

23	22	21	20	19	18	17	16
RESERVED
R-0h

15	14	13	12	11	10	9	8
RESERVED
R-0h

7	6	5	4	3	2	1	0
EV3_GEN	EV2_GEN	EV1_GEN	EV0_GEN	CCACT
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

Table 20-152 CH2EVCFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7	EV3_GEN	R/W	0h	Event 3 enable. 0: Channel 2 does not control event 3. 1: Channel 2 controls event 3. When 0 < CCACT < 8, EV3_GEN becomes zero after a capture or compare event.
6	EV2_GEN	R/W	0h	Event 2 enable. 0: Channel 2 does not control event 2. 1: Channel 2 controls event 2. When 0 < CCACT < 8, EV2_GEN becomes zero after a capture or compare event.
5	EV1_GEN	R/W	0h	Event 1 enable. 0: Channel 2 does not control event 1. 1: Channel 2 controls event 1. When 0 < CCACT < 8, EV1_GEN becomes zero after a capture or compare event.
4	EV0_GEN	R/W	0h	Event 0 enable. 0: Channel 2 does not control event 0. 1: Channel 2 controls event 0. When 0 < CCACT < 8, EV0_GEN becomes zero after a capture or compare event.
3-0	CCACT	R/W	0h	Capture-Compare action. Capture-Compare action defines 15 different channel functions that utilize capture, compare, and zero events. 0h = Disable channel. 1h = Set on capture, and then disable channel. Channel function sequence: - Set enabled events on capture event and copy CNTR.VALUE to CH2CC.VALUE. - Disable channel. Primary use scenario is to select this function before you start the timer. Follow these steps if you need to select this function while CTL.MODE is different from DIS: - Set to SET_ON_CAPT with no event enable. - Configure CH2CCFG (optional). - Wait for three timer clock periods as defined in PRECFG before you set to SET_ON_CAPT_DIS. Event enable is optional. These steps prevent capture events caused by expired signal values in edge-detection circuit. 2h = Clear on zero, toggle on compare, and then disable channel. Channel function sequence: - Clear enabled events when CNTR.VALUE = 0. - Toggle enabled events when CH2CC.VALUE = CNTR.VALUE. - Disable channel. Enabled events are set when CH2CC.VALUE = 0 and CNTR.VALUE = 0. 3h = Set on zero, toggle on compare, and then disable channel. Channel function sequence: - Set enabled events when CNTR.VALUE = 0. - Toggle enabled events when CH2CC.VALUE = CNTR.VALUE. - Disable channel. Enabled events are cleared when CH2CC.VALUE = 0 and CNTR.VALUE = 0. 4h = Clear on compare, and then disable channel. Channel function sequence: - Clear enabled events when CH2CC.VALUE = CNTR.VALUE. - Disable channel. 5h = Set on compare, and then disable channel. Channel function sequence: - Set enabled events when CH2CC.VALUE = CNTR.VALUE. - Disable channel. 6h = Toggle on compare, and then disable channel. Channel function sequence: - Toggle enabled events when CH2CC.VALUE = CNTR.VALUE. - Disable channel. 7h = Pulse on compare, and then disable channel. Channel function sequence: - Pulse enabled events when CH2CC.VALUE = CNTR.VALUE. - Disable channel. The event is high for two timer clock periods. 8h = Period and pulse width measurement. Continuously capture period and pulse width of the signal selected by CH2CCFG.CAPT_SRC relative to the signal edge given by CH2CCFG.EDGE. Set enabled events when CH2CC.VALUE contains signal period and CH2PCC.VALUE contains signal pulse width. Notes: - Make sure that you configure CH2CCFG.CAPT_SRC and CCACT when CTL.MODE equals DIS, then set CTL.MODE to UP_ONCE or UP_PER. - The counter restarts in the selected timer mode when CH2CC.VALUE contains the signal period. - If more than one channel uses this function, the channels will perform this function one at a time. The channel with lowest number has priority and performs the function first. Next measurement starts when current measurement completes successfully or times out. A timeout occurs when counter equals target. - If you want to observe a timeout event configure another channel to SET_ON_CAPT. Signal property requirements: - Signal Period >= 2 * ( 1 + PRECFG.CLKDIV ) * timer clock period. - Signal Period <= 65535 * (1 + PRECFG.CLKDIV ) * timer clock period. - Signal low and high phase >= (1 + PRECFG.CLKDIV ) * timer clock period. 9h = Set on capture repeatedly. Channel function sequence: - Set enabled events on capture event and copy CNTR.VALUE to CH2CC.VALUE. Primary use scenario is to select this function before you start the timer. Follow these steps if you need to select this function while CTL.MODE is different from DIS: - Select this function with no event enable. - Configure CH2CCFG (optional). - Wait for three timer clock periods as defined in PRECFG before you enable events. These steps prevent capture events caused by expired signal values in edge-detection circuit. Ah = Clear on zero, toggle on compare repeatedly. Channel function sequence: - Clear enabled events when CNTR.VALUE = 0. - Toggle enabled events when CH2CC.VALUE = CNTR.VALUE. Set CTL.MODE to UPDWN_PER for center-aligned PWM generation. Duty cycle is given by: When CH2CC.VALUE <= TARGET.VALUE: Duty cycle = 1 - ( CH2CC.VALUE / TARGET.VALUE ). When CH2CC.VALUE > TARGET.VALUE: Duty cycle = 0. Enabled events are set when CH2CC.VALUE = 0 and CNTR.VALUE = 0. Bh = Set on zero, toggle on compare repeatedly. Channel function sequence: - Set enabled events when CNTR.VALUE = 0. - Toggle enabled events when CH2CC.VALUE = CNTR.VALUE. Set CTL.MODE to UP_PER for edge-aligned PWM generation. Duty cycle is given by: When CH2CC.VALUE <= TARGET.VALUE: Duty cycle = CH2CC.VALUE / ( TARGET.VALUE + 1 ). When CH2CC.VALUE > TARGET.VALUE: Duty cycle = 1. Enabled events are cleared when CH2CC.VALUE = 0 and CNTR.VALUE = 0. Ch = Clear on compare repeatedly. Channel function sequence: - Clear enabled events when CH2CC.VALUE = CNTR.VALUE. Dh = Set on compare repeatedly. Channel function sequence: - Set enabled events when CH2CC.VALUE = CNTR.VALUE. Eh = Toggle on compare repeatedly. Channel function sequence: - Toggle enabled events when CH2CC.VALUE = CNTR.VALUE. Fh = Pulse on compare repeatedly. Channel function sequence: - Pulse enabled events when CH2CC.VALUE = CNTR.VALUE. The event is high for two timer clock periods.

20.8.7.17 CH2CCFG Register (Offset = A4h) [Reset = 00000000h]

CH2CCFG is shown in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH2CCFG_FIGURE and described in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH2CCFG_TABLE.

Return to the Summary Table.

Channel 2 Capture Configuration

Figure 20-135 CH2CCFG Register

31	30	29	28	27	26	25	24
RESERVED
R-0h

23	22	21	20	19	18	17	16
RESERVED
R-0h

15	14	13	12	11	10	9	8
RESERVED
R-0h

7	6	5	4	3	2	1	0
RESERVED	CAPT_SRC						EDGE
R-0h	R/W-0h						R/W-0h

Table 20-153 CH2CCFG Register Field Descriptions

Bit

Field

Type

Reset

Description

31-7

RESERVED

Reserved

6-1

CAPT_SRC

R/W

Select capture signal source from the asynchronous AUX event bus.
The selected signal enters the edge-detection circuit. False capture events can occur when:
- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described in CH2EVCFG
- this register is reconfigured while CTL.MODE is different from DIS.
You can avoid false capture events. When wanted channel function is:
- SET_ON_CAPT_DIS, see description for SET_ON_CAPT_DIS in CH2EVCFG.CCACT.
- SET_ON_CAPT, see description for SET_ON_CAPT in CH2EVCFG.CCACT.
- PER_PULSE_WIDTH_MEAS, see description for PER_PULSE_WIDTH_MEAS in CH2EVCFG.CCACT.
If you write a non-enumerated value the behavior is identical to NO_EVENT. The written value is returned when read.

0h = AUX_EVCTL:EVSTAT0.AUXIO0

1h = AUX_EVCTL:EVSTAT0.AUXIO1

2h = AUX_EVCTL:EVSTAT0.AUXIO2

3h = AUX_EVCTL:EVSTAT0.AUXIO3

4h = AUX_EVCTL:EVSTAT0.AUXIO4

5h = AUX_EVCTL:EVSTAT0.AUXIO5

6h = AUX_EVCTL:EVSTAT0.AUXIO6

7h = AUX_EVCTL:EVSTAT0.AUXIO7

8h = AUX_EVCTL:EVSTAT0.AUXIO8

9h = AUX_EVCTL:EVSTAT0.AUXIO9

Ah = AUX_EVCTL:EVSTAT0.AUXIO10

Bh = AUX_EVCTL:EVSTAT0.AUXIO11

Ch = AUX_EVCTL:EVSTAT0.AUXIO12

Dh = AUX_EVCTL:EVSTAT0.AUXIO13

Eh = AUX_EVCTL:EVSTAT0.AUXIO14

Fh = AUX_EVCTL:EVSTAT0.AUXIO15

10h = AUX_EVCTL:EVSTAT1.AUXIO16

11h = AUX_EVCTL:EVSTAT1.AUXIO17

12h = AUX_EVCTL:EVSTAT1.AUXIO18

13h = AUX_EVCTL:EVSTAT1.AUXIO19

14h = AUX_EVCTL:EVSTAT1.AUXIO20

15h = AUX_EVCTL:EVSTAT1.AUXIO21

16h = AUX_EVCTL:EVSTAT1.AUXIO22

17h = AUX_EVCTL:EVSTAT1.AUXIO23

18h = AUX_EVCTL:EVSTAT1.AUXIO24

19h = AUX_EVCTL:EVSTAT1.AUXIO25

1Ah = AUX_EVCTL:EVSTAT1.AUXIO26

1Bh = AUX_EVCTL:EVSTAT1.AUXIO27

1Ch = AUX_EVCTL:EVSTAT1.AUXIO28

1Dh = AUX_EVCTL:EVSTAT1.AUXIO29

1Eh = AUX_EVCTL:EVSTAT1.AUXIO30

1Fh = AUX_EVCTL:EVSTAT1.AUXIO31

20h = AUX_EVCTL:EVSTAT2.MANUAL_EV

21h = AUX_EVCTL:EVSTAT2.AON_RTC_CH2

22h = AUX_EVCTL:EVSTAT2.AON_RTC_CH2_DLY

23h = AUX_EVCTL:EVSTAT2.AON_RTC_4KHZ

24h = AUX_EVCTL:EVSTAT2.AON_BATMON_BAT_UPD

25h = AUX_EVCTL:EVSTAT2.AON_BATMON_TEMP_UPD

26h = AUX_EVCTL:EVSTAT2.SCLK_LF

27h = AUX_EVCTL:EVSTAT2.PWR_DWN

28h = AUX_EVCTL:EVSTAT2.MCU_ACTIVE

29h = AUX_EVCTL:EVSTAT2.VDDR_RECHARGE

2Ah = AUX_EVCTL:EVSTAT2.ACLK_REF

2Bh = AUX_EVCTL:EVSTAT2.MCU_EV

2Ch = AUX_EVCTL:EVSTAT2.MCU_OBSMUX0

2Dh = AUX_EVCTL:EVSTAT2.MCU_OBSMUX1

2Eh = AUX_EVCTL:EVSTAT2.AUX_COMPA

2Fh = AUX_EVCTL:EVSTAT2.AUX_COMPB

30h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV0

31h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV1

32h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV2

33h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV3

35h = AUX_EVCTL:EVSTAT3.AUX_TIMER1_EV

36h = AUX_EVCTL:EVSTAT3.AUX_TIMER0_EV

37h = AUX_EVCTL:EVSTAT3.AUX_TDC_DONE

38h = AUX_EVCTL:EVSTAT3.AUX_ISRC_RESET_N

39h = AUX_EVCTL:EVSTAT3.AUX_ADC_DONE

3Ah = AUX_EVCTL:EVSTAT3.AUX_ADC_IRQ

3Bh = AUX_EVCTL:EVSTAT3.AUX_ADC_FIFO_ALMOST_FULL

3Ch = AUX_EVCTL:EVSTAT3.AUX_ADC_FIFO_NOT_EMPTY

3Dh = AUX_EVCTL:EVSTAT3.AUX_SMPH_AUTOTAKE_DONE

3Fh = No event.

EDGE

R/W

Edge configuration.
Channel captures counter value at selected edge on signal source selected by CAPT_SRC. See CH2EVCFG.CCACT.

0h = Capture CNTR.VALUE at falling edge of CAPT_SRC.

1h = Capture CNTR.VALUE at rising edge of CAPT_SRC.

20.8.7.18 CH2PCC Register (Offset = A8h) [Reset = 00000000h]

CH2PCC is shown in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH2PCC_FIGURE and described in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH2PCC_TABLE.

Return to the Summary Table.

Channel 2 Pipeline Capture Compare

Figure 20-136 CH2PCC Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																VALUE
R-0h																R/W-0h

Table 20-154 CH2PCC Register Field Descriptions

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	VALUE	R/W	0h	Pipeline Capture Compare value. 16-bit user defined pipeline compare value or channel-updated capture value. Compare mode: An update of VALUE will be transferred to CH2CC.VALUE when the next CNTR.VALUE is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal. Capture mode: When CH2EVCFG.CCACT equals PER_PULSE_WIDTH_MEAS then VALUE contains the width of the low or high phase of the selected signal. This is specified by CH2CCFG.EDGE and CH2CCFG.CAPT_SRC.

20.8.7.19 CH2CC Register (Offset = ACh) [Reset = 00000000h]

CH2CC is shown in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH2CC_FIGURE and described in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH2CC_TABLE.

Return to the Summary Table.

Channel 2 Capture Compare

Figure 20-137 CH2CC Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																VALUE
R-0h																R/W-0h

Table 20-155 CH2CC Register Field Descriptions

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	VALUE	R/W	0h	Capture Compare value. 16-bit user defined compare value or channel-updated capture value. Compare mode: VALUE is compared against CNTR.VALUE and an event is generated as specified by CH2EVCFG.CCACT when these are equal. Capture mode: The current counter value is stored in VALUE when a capture event occurs. CH2EVCFG.CCACT determines if VALUE is a signal period or a regular capture value.

20.8.7.20 CH3EVCFG Register (Offset = B0h) [Reset = 00000000h]

CH3EVCFG is shown in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH3EVCFG_FIGURE and described in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH3EVCFG_TABLE.

Return to the Summary Table.

Channel 3 Event Configuration
This register configures channel function and enables event outputs.
Each channel has an edge-detection circuit with memory. The circuit is:
- enabled while CCACT selects a capture function and CTL.MODE is different from DIS.
- flushed while CCACT selects a capture function and you change CTL.MODE from DIS to another mode.

The flush action uses two AUX_SYSIF:TIMER2CLKCTL.SRC clock periods. It prevents capture events caused by expired signal values stored in the edge-detection circuit.

Figure 20-138 CH3EVCFG Register

31	30	29	28	27	26	25	24
RESERVED
R-0h

23	22	21	20	19	18	17	16
RESERVED
R-0h

15	14	13	12	11	10	9	8
RESERVED
R-0h

7	6	5	4	3	2	1	0
EV3_GEN	EV2_GEN	EV1_GEN	EV0_GEN	CCACT
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

Table 20-156 CH3EVCFG Register Field Descriptions

Bit	Field	Type	Reset	Description
31-8	RESERVED	R	0h	Reserved
7	EV3_GEN	R/W	0h	Event 3 enable. 0: Channel 3 does not control event 3. 1: Channel 3 controls event 3. When 0 < CCACT < 8, EV3_GEN becomes zero after a capture or compare event.
6	EV2_GEN	R/W	0h	Event 2 enable. 0: Channel 3 does not control event 2. 1: Channel 3 controls event 2. When 0 < CCACT < 8, EV2_GEN becomes zero after a capture or compare event.
5	EV1_GEN	R/W	0h	Event 1 enable. 0: Channel 3 does not control event 1. 1: Channel 3 controls event 1. When 0 < CCACT < 8, EV1_GEN becomes zero after a capture or compare event.
4	EV0_GEN	R/W	0h	Event 0 enable. 0: Channel 3 does not control event 0. 1: Channel 3 controls event 0. When 0 < CCACT < 8, EV0_GEN becomes zero after a capture or compare event.
3-0	CCACT	R/W	0h	Capture-Compare action. Capture-Compare action defines 15 different channel functions that utilize capture, compare, and zero events. 0h = Disable channel. 1h = Set on capture, and then disable channel. Channel function sequence: - Set enabled events on capture event and copy CNTR.VALUE to CH3CC.VALUE. - Disable channel. Primary use scenario is to select this function before you start the timer. Follow these steps if you need to select this function while CTL.MODE is different from DIS: - Set CCACT to SET_ON_CAPT with no event enable. - Configure CH3CCFG (optional). - Wait for three timer clock periods as defined in PRECFG before you set CCACT to SET_ON_CAPT_DIS. Event enable is optional. These steps prevent capture events caused by expired signal values in edge-detection circuit. 2h = Clear on zero, toggle on compare, and then disable channel. Channel function sequence: - Clear enabled events when CNTR.VALUE = 0. - Toggle enabled events when CH3CC.VALUE = CNTR.VALUE. - Disable channel. Enabled events are set when CH3CC.VALUE = 0 and CNTR.VALUE = 0. 3h = Set on zero, toggle on compare, and then disable channel. Channel function sequence: - Set enabled events when CNTR.VALUE = 0. - Toggle enabled events when CH3CC.VALUE = CNTR.VALUE. - Disable channel. Enabled events are cleared when CH3CC.VALUE = 0 and CNTR.VALUE = 0. 4h = Clear on compare, and then disable channel. Channel function sequence: - Clear enabled events when CH3CC.VALUE = CNTR.VALUE. - Disable channel. 5h = Set on compare, and then disable channel. Channel function sequence: - Set enabled events when CH3CC.VALUE = CNTR.VALUE. - Disable channel. 6h = Toggle on compare, and then disable channel. Channel function sequence: - Toggle enabled events when CH3CC.VALUE = CNTR.VALUE. - Disable channel. 7h = Pulse on compare, and then disable channel. Channel function sequence: - Pulse enabled events when CH3CC.VALUE = CNTR.VALUE. - Disable channel. The event is high for two timer clock periods. 8h = Period and pulse width measurement. Continuously capture period and pulse width of the signal selected by CH3CCFG.CAPT_SRC relative to the signal edge given by CH3CCFG.EDGE. Set enabled events when CH3CC.VALUE contains signal period and CH3PCC.VALUE contains signal pulse width. Notes: - Make sure that you configure CH3CCFG.CAPT_SRC and CCACT when CTL.MODE equals DIS, then set CTL.MODE to UP_ONCE or UP_PER. - The counter restarts in the selected timer mode when CH3CC.VALUE contains the signal period. - If more than one channel uses this function, the channels will perform this function one at a time. The channel with lowest number has priority and performs the function first. Next measurement starts when current measurement completes successfully or times out. A timeout occurs when counter equals target. - If you want to observe a timeout event configure another channel to SET_ON_CAPT. Signal property requirements: - Signal Period >= 2 * ( 1 + PRECFG.CLKDIV ) * timer clock period. - Signal Period <= 65535 * (1 + PRECFG.CLKDIV ) * timer clock period. - Signal low and high phase >= (1 + PRECFG.CLKDIV ) * timer clock period. 9h = Set on capture repeatedly. Channel function sequence: - Set enabled events on capture event and copy CNTR.VALUE to CH3CC.VALUE. Primary use scenario is to select this function before you start the timer. Follow these steps if you need to select this function while CTL.MODE is different from DIS: - Select this function with no event enable. - Configure CH3CCFG (optional). - Wait for three timer clock periods as defined in PRECFG before you enable events. These steps prevent capture events caused by expired signal values in edge-detection circuit. Ah = Clear on zero, toggle on compare repeatedly. Channel function sequence: - Clear enabled events when CNTR.VALUE = 0. - Toggle enabled events when CH3CC.VALUE = CNTR.VALUE. Set CTL.MODE to UPDWN_PER for center-aligned PWM generation. Duty cycle is given by: When CH3CC.VALUE <= TARGET.VALUE: Duty cycle = 1 - ( CH3CC.VALUE / TARGET.VALUE ). When CH3CC.VALUE > TARGET.VALUE: Duty cycle = 0. Enabled events are set when CH3CC.VALUE = 0 and CNTR.VALUE = 0. Bh = Set on zero, toggle on compare repeatedly. Channel function sequence: - Set enabled events when CNTR.VALUE = 0. - Toggle enabled events when CH3CC.VALUE = CNTR.VALUE. Set CTL.MODE to UP_PER for edge-aligned PWM generation. Duty cycle is given by: When CH3CC.VALUE <= TARGET.VALUE: Duty cycle = CH3CC.VALUE / ( TARGET.VALUE + 1 ). When CH3CC.VALUE > TARGET.VALUE: Duty cycle = 1. Enabled events are cleared when CH3CC.VALUE = 0 and CNTR.VALUE = 0. Ch = Clear on compare repeatedly. Channel function sequence: - Clear enabled events when CH3CC.VALUE = CNTR.VALUE. Dh = Set on compare repeatedly. Channel function sequence: - Set enabled events when CH3CC.VALUE = CNTR.VALUE. Eh = Toggle on compare repeatedly. Channel function sequence: - Toggle enabled events when CH3CC.VALUE = CNTR.VALUE. Fh = Pulse on compare repeatedly. Channel function sequence: - Pulse enabled events when CH3CC.VALUE = CNTR.VALUE. The event is high for two timer clock periods.

20.8.7.21 CH3CCFG Register (Offset = B4h) [Reset = 00000000h]

CH3CCFG is shown in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH3CCFG_FIGURE and described in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH3CCFG_TABLE.

Return to the Summary Table.

Channel 3 Capture Configuration

Figure 20-139 CH3CCFG Register

31	30	29	28	27	26	25	24
RESERVED
R-0h

23	22	21	20	19	18	17	16
RESERVED
R-0h

15	14	13	12	11	10	9	8
RESERVED
R-0h

7	6	5	4	3	2	1	0
RESERVED	CAPT_SRC						EDGE
R-0h	R/W-0h						R/W-0h

Table 20-157 CH3CCFG Register Field Descriptions

Bit

Field

Type

Reset

Description

31-7

RESERVED

Reserved

6-1

CAPT_SRC

R/W

Select capture signal source from the asynchronous AUX event bus.
The selected signal enters the edge-detection circuit. False capture events can occur when:
- the edge-detection circuit contains expired signal samples and the circuit is enabled without flush as described in CH3EVCFG
- this register is reconfigured while CTL.MODE is different from DIS.
You can avoid false capture events. When wanted channel function:
- SET_ON_CAPT_DIS, see description for SET_ON_CAPT_DIS in CH3EVCFG.CCACT.
- SET_ON_CAPT, see description for SET_ON_CAPT in CH3EVCFG.CCACT.
- PER_PULSE_WIDTH_MEAS, see description for PER_PULSE_WIDTH_MEAS in CH3EVCFG.CCACT.
If you write a non-enumerated value the behavior is identical to NO_EVENT. The written value is returned when read.

0h = AUX_EVCTL:EVSTAT0.AUXIO0

1h = AUX_EVCTL:EVSTAT0.AUXIO1

2h = AUX_EVCTL:EVSTAT0.AUXIO2

3h = AUX_EVCTL:EVSTAT0.AUXIO3

4h = AUX_EVCTL:EVSTAT0.AUXIO4

5h = AUX_EVCTL:EVSTAT0.AUXIO5

6h = AUX_EVCTL:EVSTAT0.AUXIO6

7h = AUX_EVCTL:EVSTAT0.AUXIO7

8h = AUX_EVCTL:EVSTAT0.AUXIO8

9h = AUX_EVCTL:EVSTAT0.AUXIO9

Ah = AUX_EVCTL:EVSTAT0.AUXIO10

Bh = AUX_EVCTL:EVSTAT0.AUXIO11

Ch = AUX_EVCTL:EVSTAT0.AUXIO12

Dh = AUX_EVCTL:EVSTAT0.AUXIO13

Eh = AUX_EVCTL:EVSTAT0.AUXIO14

Fh = AUX_EVCTL:EVSTAT0.AUXIO15

10h = AUX_EVCTL:EVSTAT1.AUXIO16

11h = AUX_EVCTL:EVSTAT1.AUXIO17

12h = AUX_EVCTL:EVSTAT1.AUXIO18

13h = AUX_EVCTL:EVSTAT1.AUXIO19

14h = AUX_EVCTL:EVSTAT1.AUXIO20

15h = AUX_EVCTL:EVSTAT1.AUXIO21

16h = AUX_EVCTL:EVSTAT1.AUXIO22

17h = AUX_EVCTL:EVSTAT1.AUXIO23

18h = AUX_EVCTL:EVSTAT1.AUXIO24

19h = AUX_EVCTL:EVSTAT1.AUXIO25

1Ah = AUX_EVCTL:EVSTAT1.AUXIO26

1Bh = AUX_EVCTL:EVSTAT1.AUXIO27

1Ch = AUX_EVCTL:EVSTAT1.AUXIO28

1Dh = AUX_EVCTL:EVSTAT1.AUXIO29

1Eh = AUX_EVCTL:EVSTAT1.AUXIO30

1Fh = AUX_EVCTL:EVSTAT1.AUXIO31

20h = AUX_EVCTL:EVSTAT2.MANUAL_EV

21h = AUX_EVCTL:EVSTAT2.AON_RTC_CH2

22h = AUX_EVCTL:EVSTAT2.AON_RTC_CH2_DLY

23h = AUX_EVCTL:EVSTAT2.AON_RTC_4KHZ

24h = AUX_EVCTL:EVSTAT2.AON_BATMON_BAT_UPD

25h = AUX_EVCTL:EVSTAT2.AON_BATMON_TEMP_UPD

26h = AUX_EVCTL:EVSTAT2.SCLK_LF

27h = AUX_EVCTL:EVSTAT2.PWR_DWN

28h = AUX_EVCTL:EVSTAT2.MCU_ACTIVE

29h = AUX_EVCTL:EVSTAT2.VDDR_RECHARGE

2Ah = AUX_EVCTL:EVSTAT2.ACLK_REF

2Bh = AUX_EVCTL:EVSTAT2.MCU_EV

2Ch = AUX_EVCTL:EVSTAT2.MCU_OBSMUX0

2Dh = AUX_EVCTL:EVSTAT2.MCU_OBSMUX1

2Eh = AUX_EVCTL:EVSTAT2.AUX_COMPA

2Fh = AUX_EVCTL:EVSTAT2.AUX_COMPB

30h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV0

31h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV1

32h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV2

33h = AUX_EVCTL:EVSTAT3.AUX_TIMER2_EV3

35h = AUX_EVCTL:EVSTAT3.AUX_TIMER1_EV

36h = AUX_EVCTL:EVSTAT3.AUX_TIMER0_EV

37h = AUX_EVCTL:EVSTAT3.AUX_TDC_DONE

38h = AUX_EVCTL:EVSTAT3.AUX_ISRC_RESET_N

39h = AUX_EVCTL:EVSTAT3.AUX_ADC_DONE

3Ah = AUX_EVCTL:EVSTAT3.AUX_ADC_IRQ

3Bh = AUX_EVCTL:EVSTAT3.AUX_ADC_FIFO_ALMOST_FULL

3Ch = AUX_EVCTL:EVSTAT3.AUX_ADC_FIFO_NOT_EMPTY

3Dh = AUX_EVCTL:EVSTAT3.AUX_SMPH_AUTOTAKE_DONE

3Fh = No event.

EDGE

R/W

Edge configuration.
Channel captures counter value at selected edge on signal source selected by CAPT_SRC. See CH3EVCFG.CCACT.

0h = Capture CNTR.VALUE at falling edge of CAPT_SRC.

1h = Capture CNTR.VALUE at rising edge of CAPT_SRC.

20.8.7.22 CH3PCC Register (Offset = B8h) [Reset = 00000000h]

CH3PCC is shown in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH3PCC_FIGURE and described in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH3PCC_TABLE.

Return to the Summary Table.

Channel 3 Pipeline Capture Compare

Figure 20-140 CH3PCC Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																VALUE
R-0h																R/W-0h

Table 20-158 CH3PCC Register Field Descriptions

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	VALUE	R/W	0h	Pipeline Capture Compare value. 16-bit user defined pipeline compare value or channel-updated capture value. Compare mode: An update of VALUE will be transferred to CH3CC.VALUE when the next CNTR.VALUE is zero and CTL.MODE is different from DIS. This is useful for PWM generation and prevents jitter on the edges of the generated signal. Capture mode: When CH3EVCFG.CCACT equals PER_PULSE_WIDTH_MEAS then VALUE contains the width of the low or high phase of the selected signal. This is specified by CH3CCFG.EDGE and CH3CCFG.CAPT_SRC.

20.8.7.23 CH3CC Register (Offset = BCh) [Reset = 00000000h]

CH3CC is shown in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH3CC_FIGURE and described in #AUX_TIMER2_AUX_TIMER2_MMAP_AUX_TIMER2_AUX_TIMER2_ALL_CH3CC_TABLE.

Return to the Summary Table.

Channel 3 Capture Compare

Figure 20-141 CH3CC Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESERVED																VALUE
R-0h																R/W-0h

Table 20-159 CH3CC Register Field Descriptions

Bit	Field	Type	Reset	Description
31-16	RESERVED	R	0h	Reserved
15-0	VALUE	R/W	0h	Capture Compare value. 16-bit user defined compare value or channel-updated capture value. Compare mode: VALUE is compared against CNTR.VALUE and an event is generated as specified by CH3EVCFG.CCACT when these are equal. Capture mode: The current counter value is stored in VALUE when a capture event occurs. CH3EVCFG.CCACT determines if VALUE is a signal period or a regular capture value.