SWRZ073C May 2017 – May 2021 IWR1642
Access to L3 Region Above Allocated Region may Result in Double Bit ECC Error if ECC is Enabled
IWR1642 ES1.0
Access to L3 region above allocated region may result in a Double Bit ECC error in addition to the data abort if ECC is enabled.
None. Silicon update will be provided by TI.