Revision(s) Affected:

AWR1443 ES1.0, AWR1443 ES2.0, and AWR1443 ES3.0

Description:

The MSS DMA generates a BER (Bus Error) interrupt when the DMA detects a bus error due to a read from unimplemented address space. This interrupt is available on VIM Interrupt Channel-70. This read from unimplemented address space results in a hang condition in the DMA infrastructure bridge that connects it to the main interconnect.

Implication: A DMA read from an unimplemented address can result in a DMA hang condition. In the resulting state the DMA will not respond to any further DMA requests.

Workaround(s):

The anomalous nERROR toggle would need to be ignored by the external monitoring circuit (if deployed).