SWRZ118 February 2022 CC1311P3
Resets occurring in a specific 2-MHz period during initial power up are incorrectly reported
Revision B
If a reset occurs in a specific 2-MHz period during initial power-up (boot), the reset source in AON_PMCTL.RESETCTL.RESET_SRC is reported as PWR_ON regardless of the reset source. This means that there is a window of 0.5 μs during boot where a reset can be incorrectly reported.
None