SWRZ127A February 2022 – June 2022 CC2651R3SIPA
PRODUCTION DATA
Table 1-1 lists all advisories, modules affected, and the applicable silicon revisions.
MODULE | DESCRIPTION | SILICON REVISIONS AFFECTED | |||
---|---|---|---|---|---|
B | |||||
Radio | Radio_04 — Reduced RX sensitivity when using integrated DC/DC converter | Yes | |||
Power | Power_03 — Increased voltage ripple at low supply voltages when DC/DC converter is enabled | Yes | |||
I2C | I2C_01 — I2C module master status bit is set late | Yes | |||
I2S | I2S_01 — I2S bus faults are not reported | Yes | |||
CPU | CPU_01 — Arm® Errata #838869: Store immediate overlapping exception return operation might vector to incorrect interrupt | Yes | |||
CPU | CPU_02 — Arm® Errata #752770: Interrupted loads to SP can cause erroneous behavior | Yes | |||
CPU, System | CPU_Sys_01 — The SysTick calibration value (register field CPU_SCS.STCR.TENMS) used to set up 10-ms periodic ticks is incorrect when the system CPU is running off divided down 48-MHz clock | Yes | |||
System | Sys_01 — Device might boot into ROM serial bootloader when waking up from shutdown | Yes | |||
System | Sys_05 — Elevated power-on-reset (POR) threshold voltage at low temperatures | Yes | |||
System Controller | SYSCTRL_01 — Resets occurring in a specific 2-MHz period during initial power up are incorrectly reported | Yes | |||
ADC | ADC_01 — Periodic ADC trigger at 200 kHz rate can be ignored when XOSC_HF is turned on or off | Yes | |||
ADC | ADC_02 — ADC samples can be delayed by 2 or 14 clock cycles (24 MHz) when XOSC_HF is turned on or off, resulting in sample jitter | Yes | |||
ADC | ADC_03 — Software can hang when reading the ADC FIFO if a single manual ADC trigger is generated immediately after the ADC is enabled | Yes |