SWRZ131B September 2022 – June 2024 CC1354R10
Resets Occurring in a Specific 2MHz Period During Initial Power Up are Incorrectly Reported
Revision C
If a reset occurs in a specific 2MHz period during the initial power-up (boot), the reset source in AON_PMCTL.RESETCTL.RESET_SRC is reported as PWR_ON regardless of the reset source. This means there is a window of 0.5μs during boot where a reset can be incorrectly reported.
None