TIDT316 December   2022

 

  1.   Description
  2.   Features
  3.   Applications
  4. 1Test Prerequisites
    1. 1.1 Voltage and Current Requirements
    2. 1.2 Considerations
    3. 1.3 Dimensions
  5. 2Testing and Results
    1. 2.1 Efficiency Graph
    2. 2.2 Loss Graph
    3. 2.3 Load Regulation
    4. 2.4 Line Regulation
    5. 2.5 Thermal Images
      1. 2.5.1 8-V Input Voltage
      2. 2.5.2 12-V Input Voltage
      3. 2.5.3 18-V Input Voltage
      4. 2.5.4 Conclusion
    6. 2.6 Bode Plots
      1. 2.6.1 5.2-V Input Voltage (Board Input, 5.0 V at Power Stage)
      2. 2.6.2 12-V Input Voltage
      3. 2.6.3 18-V Input Voltage
  6. 3Waveforms
    1. 3.1 Switching
      1. 3.1.1 Switchnode (SW) to GND
        1. 3.1.1.1 8-V Input Voltage
        2. 3.1.1.2 12-V Input Voltage
        3. 3.1.1.3 18-V Input Voltage
      2. 3.1.2 Diode D1 (Referenced to VOUT)
        1. 3.1.2.1 8-V Input Voltage
        2. 3.1.2.2 12-V Input Voltage
        3. 3.1.2.3 18-V Input Voltage
    2. 3.2 Output Voltage Ripple
    3. 3.3 Input Voltage Ripple (AC-Coupled)
      1. 3.3.1 Board Input
      2. 3.3.2 Power Stage Input
    4. 3.4 Load Transients
      1. 3.4.1 8-V Input Voltage
      2. 3.4.2 12-V Input Voltage
      3. 3.4.3 18-V Input Voltage
    5. 3.5 Start-Up Sequence
      1. 3.5.1 8-V Input Voltage
      2. 3.5.2 12-V Input Voltage
      3. 3.5.3 18-V Input Voltage
    6. 3.6 Shutdown Sequence
      1. 3.6.1 8-V Input Voltage
      2. 3.6.2 12-V Input Voltage
      3. 3.6.3 18-V Input Voltage
  7.   A Output Ripple Reduction, Output Current Capability, and Dithering Option
    1.     A.1 Output Ripple Reduction by Adding Ceramic Output Capacitors (MLCCs)
      1.      A.1.1 Initial Design
      2.      A.1.2 Adding one 47-µF X7R Ceramic Capacitor, MLCC, 10 V, X7R, 1210
      3.      A.1.3 Adding a Second 47-µF Capacitor (Final Design)
    2.     A.2 Maximum Output Current Capability at Ultra-Low Cold Cranking Using LM5157
    3.     A.3 Dithering Option via Resistor R10
      1.      A.3.1 Enabled
      2.      A.3.2 Disabled

2.6 Bode Plots

Table 2-6 Summery of Bode Plot Values
5.2 VIN 12 VIN 18 VIN
Bandwidth (kHz) 2.26 5.32 6.13
Phase margin 71.7° 72.2° 72.7°
Slope (20 dB/decade) –0.97 –1.05 –1.06
Gain margin (dB) –13.2 –19.2 –21.34
Slope (20 dB/decade) –0.77 –1.48 –0.88
Frequency (kHz) 12.8 31.9 40.2 























千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |