ZHCS054C February   2011  – June 2017 ADS4122 , ADS4125 , ADS4142 , ADS4145

PRODUCTION DATA.  

  1. 1 特性
  2. 2 应用
  3. 3 说明
  4. 4 修订历史记录
  5. 5 Device Family Comparison
  6. 6 Pin Configuration and Functions
  7. 7 Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  ESD Ratings
    3. 7.3  Recommended Operating Conditions
    4. 7.4  Thermal Information
    5. 7.5  Electrical Characteristics: ADS412x
    6. 7.6  Electrical Characteristics: ADS414x
    7. 7.7  Electrical Characteristics: General
    8. 7.8  Digital Characteristics
    9. 7.9  Timing Requirements: LVDS and CMOS Modes
    10. 7.10 Serial Interface Timing Characteristics
    11. 7.11 Reset Timing Requirements
    12. 7.12 Timing Characteristics at Lower Sampling Frequencies
    13. 7.13 Typical Characteristics: ADS4122
    14. 7.14 Typical Characteristics: ADS4125
    15. 7.15 Typical Characteristics: ADS4142
    16. 7.16 Typical Characteristics: ADS4145
    17. 7.17 Typical Characteristics: Common
    18. 7.18 Typical Characteristics: Contour
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagrams
    3. 8.3 Feature Description
      1. 8.3.1 Digital Functions and Low-Latency Mode
      2. 8.3.2 Gain for SFDR, SNR Trade-Off
      3. 8.3.3 Offset Correction
      4. 8.3.4 Power-Down
        1. 8.3.4.1 Power-Down Global
        2. 8.3.4.2 Standby
        3. 8.3.4.3 Output Buffer Disable
        4. 8.3.4.4 Input Clock Stop
      5. 8.3.5 Output Data Format
    4. 8.4 Device Functional Modes
      1. 8.4.1 Digital Output Information
        1. 8.4.1.1 Output Interface
        2. 8.4.1.2 DDR LVDS Outputs
        3. 8.4.1.3 LVDS Output Data and Clock Buffers
        4. 8.4.1.4 Parallel CMOS Interface
        5. 8.4.1.5 CMOS Interface Power Dissipation
    5. 8.5 Programming
      1. 8.5.1 Device Configuration
      2. 8.5.2 Serial Interface
        1. 8.5.2.1 Register Initialization
      3. 8.5.3 Serial Register Readout
    6. 8.6 Register Maps
      1. 8.6.1 Serial Register Map
      2. 8.6.2 Description of Serial Registers
  9. 9 Application and Implementation
    1. 9.1 Application Information
      1. 9.1.1 Analog Input
        1. 9.1.1.1 Drive Circuit Requirements
        2. 9.1.1.2 Driving Circuit
        3. 9.1.1.3 Input Common-Mode
      2. 9.1.2 Clock Input
      3. 9.1.3 Input Overvoltage Indication (OVR Pin)
      4. 9.1.4 Using the ADS41xx at Low Sampling Rates
        1. 9.1.4.1 ADS412x (12-Bit Device)
        2. 9.1.4.2 ADS414x (14-Bit Device)
        3. 9.1.4.3 Power Consumption at Low Sampling Rates
        4. 9.1.4.4 Output Timing at Low Sampling Rates
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Analog Input
        2. 9.2.2.2 Clock Driver
        3. 9.2.2.3 Digital Interface
      3. 9.2.3 Application Curve
  10. 10Power Supply Recommendations
    1. 10.1 Sharing DRVDD and AVDD Supplies
    2. 10.2 Using DC-DC Power Supplies
    3. 10.3 Power Supply Bypassing
  11. 11Layout
    1. 11.1 Layout Guidelines
      1. 11.1.1 Grounding
      2. 11.1.2 Supply Decoupling
      3. 11.1.3 Exposed Pad
    2. 11.2 Layout Example
  12. 12器件和文档支持
    1. 12.1 器件支持
      1. 12.1.1 器件命名规则
    2. 12.2 文档支持
      1. 12.2.1 相关文档
    3. 12.3 相关链接
    4. 12.4 接收文档更新通知
    5. 12.5 社区资源
    6. 12.6 商标
    7. 12.7 静电放电警告
    8. 12.8 Glossary
  13. 13机械、封装和可订购信息

7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range, unless otherwise noted.(1)
MIN MAX UNIT
Supply voltage, AVDD –0.3 2.1 V
Supply voltage, DRVDD –0.3 2.1 V
Voltage between AGND and DRGND –0.3 0.3 V
Voltage between AVDD to DRVDD (when AVDD leads DRVDD) 0 2.1 V
Voltage between DRVDD to AVDD (when DRVDD leads AVDD) 0 2.1 V
Voltage applied to input pins INP, INM –0.3 minimum (1.9, AVDD + 0.3) V
CLKP, CLKM(2), DFS, OE –0.3 AVDD + 0.3
RESET, SCLK, SDATA, SEN –0.3 3.9
Operating free-air temperature, TA –40 85 °C
Operating junction temperature, TJ 125 °C
Storage temperature, Tstg –65 150 °C
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) When AVDD is turned off, it is recommended to switch off the input clock (or ensure the voltage on CLKP, CLKM is less than |0.3 V|. This prevents the ESD protection diodes at the clock input pins from turning on.

7.2 ESD Ratings

VALUE UNIT
V(ESD) Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) ±2000 V
Charged-device model (CDM), per JEDEC specification JESD22-C101(2) ±500
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

Over operating free-air temperature range, unless otherwise noted.
MIN NOM MAX UNIT
SUPPLIES
AVDD Analog supply voltage 1.7 1.8 1.9 V
DRVDD Digital supply voltage 1.7 1.8 1.9 V
ANALOG INPUTS
Differential input voltage(1) 2 VPP
Input common-mode voltage VCM ± 0.05 V
Maximum analog input frequency with 2-VPP input amplitude(2) 400 MHz
Maximum analog input frequency with 1-VPP input amplitude(2) 800 MHz
CLOCK INPUT
Input clock sample rate ADS4122, ADS4142, low-speed mode enabled by default 3 65 MSPS
ADS4125, ADS4145, low-speed mode enabled 3 80
ADS4125, ADS4145, low-speed mode disabled > 80 125
Input clock amplitude differential
(VCLKP – VCLKM)		 Sine wave, ac-coupled 0.2 1.5 VPP
LVPECL, ac-coupled 1.6
LVDS, ac-coupled 0.7
LVCMOS, single-ended, ac-coupled 1.8 V
Input clock duty cycle Low-speed enabled 40% 50% 60%
Low-speed disabled 35% 50% 65%
DIGITAL OUTPUTS
CLOAD Maximum external load capacitance from each output pin to DRGND 5 pF
RLOAD Differential load resistance between the LVDS output pairs (LVDS mode) 100 Ω
TA Operating free-air temperature –40 85 °C
(1) With 0-dB gain. See the Gain for SFDR, SNR Trade-Off section in the Application Information for the relationship between input voltage range and gain.
(2) See the Application Information section.

7.4 Thermal Information

THERMAL METRIC(1) ADS412x,
ADS414x		 UNIT
RGZ (VQFN)
48 PIN
RθJA Junction-to-ambient thermal resistance 29 °C/W
RθJCtop Junction-to-case (top) thermal resistance N/A °C/W
RθJB Junction-to-board thermal resistance 10 °C/W
ψJT Junction-to-top characterization parameter 0.3 °C/W
ψJB Junction-to-board characterization parameter 9 °C/W
RθJCbot Junction-to-case (bottom) thermal resistance 1.1 °C/W
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics: ADS412x

Typical values are at 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, 50% clock duty cycle, –1-dBFS differential analog input, 0-dB gain, and DDR LVDS interface, unless otherwise noted. Minimum and maximum values are across the full temperature range: TMIN = –40°C to TMAX = 85°C, AVDD = 1.8 V, and DRVDD = 1.8 V.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Resolution 12 Bits
SNR Signal-to-noise ratio, LVDS fIN = 10 MHz ADS4122 (65 MSPS) 71.1 dBFS
ADS4125 (125 MSPS) 71
fIN = 70 MHz ADS4122 (65 MSPS) 70.9
ADS4125 (125 MSPS) 70.8
fIN = 100 MHz ADS4122 (65 MSPS) 70.7
ADS4125 (125 MSPS) 70.6
fIN = 170 MHz ADS4122 (65 MSPS) 67 70.2
ADS4125 (125 MSPS) 68 70.1
fIN = 300 MHz ADS4122 (65 MSPS) 68.8
ADS4125 (125 MSPS) 69.6
SINAD Signal-to-noise and distortion ratio, LVDS fIN = 10 MHz ADS4122 (65 MSPS) 70.8 dBFS
ADS4125 (125 MSPS) 70.7
fIN = 70 MHz ADS4122 (65 MSPS) 70.8
ADS4125 (125 MSPS) 70.7
fIN = 100 MHz ADS4122 (65 MSPS) 70.6
ADS4125 (125 MSPS) 70.3
fIN = 170 MHz ADS4122 (65 MSPS) 66 70.1
ADS4125 (125 MSPS) 67 69.8
fIN = 300 MHz ADS4122 (65 MSPS) 68
ADS4125 (125 MSPS) 69
SFDR Spurious-free dynamic range fIN = 10 MHz ADS4122 (65 MSPS) 86.5 dBc
ADS4125 (125 MSPS) 86
fIN = 70 MHz 86
fIN = 100 MHz ADS4122 (65 MSPS) 87
ADS4125 (125 MSPS) 82
fIN = 170 MHz ADS4122 (65 MSPS) 70 85
ADS4125 (125 MSPS) 71 81
fIN = 300 MHz ADS4122 (65 MSPS) 72.5
ADS4125 (125 MSPS) 77
THD Total harmonic distortion fIN = 10 MHz ADS4122 (65 MSPS) 82.5 dBc
ADS4125 (125 MSPS) 82
fIN = 70 MHz ADS4122 (65 MSPS) 84
ADS4125 (125 MSPS) 83.5
fIN = 100 MHz ADS4122 (65 MSPS) 84
ADS4125 (125 MSPS) 80.5
fIN = 170 MHz ADS4122 (65 MSPS) 69.5 81
ADS4125 (125 MSPS) 69.5 79.5
fIN = 300 MHz ADS4122 (65 MSPS) 72
ADS4125 (125 MSPS) 75.5
HD2 Second-order harmonic distortion fIN = 10 MHz 87 dBc
fIN = 70 MHz ADS4122 (65 MSPS) 88
ADS4125 (125 MSPS) 86
fIN = 100 MHz ADS4122 (65 MSPS) 88
ADS4125 (125 MSPS) 82
fIN = 170 MHz ADS4122 (65 MSPS) 70 86
ADS4125 (125 MSPS) 71 83
fIN = 300 MHz ADS4122 (65 MSPS) 72.5
ADS4125 (125 MSPS) 77
HD3 Third-order harmonic distortion fIN = 10 MHz ADS4122 (65 MSPS) 86.5 dBc
ADS4125 (125 MSPS) 86
fIN = 70 MHz ADS4122 (65 MSPS) 86
ADS4125 (125 MSPS) 88
fIN = 100 MHz ADS4122 (65 MSPS) 87
ADS4125 (125 MSPS) 85
fIN = 170 MHz ADS4122 (65 MSPS) 70 85
ADS4125 (125 MSPS) 71 81
fIN = 300 MHz ADS4122 (65 MSPS) 85
ADS4125 (125 MSPS) 82
Worst spur
(other than second and third harmonics)		 fIN = 10 MHz ADS4122 (65 MSPS) 96 dBc
ADS4125 (125 MSPS) 95
fIN = 70 MHz ADS4122 (65 MSPS) 96
ADS4125 (125 MSPS) 95
fIN = 100 MHz ADS4122 (65 MSPS) 94
ADS4125 (125 MSPS) 95
fIN = 170 MHz ADS4122 (65 MSPS) 76.5 92
ADS4125 (125 MSPS) 76.5 91
fIN = 300 MHz 88
IMD Two-tone intermodulation distortion f1 = 100 MHz, f2 = 105 MHz,
each tone at –7 dBFS		 ADS4122 (65 MSPS) 90 dBFS
ADS4125 (125 MSPS) 87.5
Input overload recovery Recovery to within 1% (of final value) for 6-dB overload with sine-wave input 1 Clock cycles
PSRR AC power-supply rejection ratio For 100-mVPP signal on AVDD supply, up to 10 MHz > 30 dB
ENOB Effective number of bits fIN = 170 MHz 11.2 LSBs
DNL Differential nonlinearity fIN = 170 MHz –0.85 ±0.2 1.5 LSBs
INL Integrated nonlinearity fIN = 170 MHz ADS4122 (65 MSPS) ±0.3 3.5 LSBs
ADS4125 (125 MSPS) ±0.35 3.5

7.6 Electrical Characteristics: ADS414x

Typical values are at 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, 50% clock duty cycle, –1-dBFS differential analog input, 0-dB gain, and DDR LVDS interface, unless otherwise noted. Minimum and maximum values are across the full temperature range: TMIN = –40°C to TMAX = 85°C, AVDD = 1.8 V, and DRVDD = 1.8 V.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Resolution 14 Bits
SNR Signal-to-noise ratio, LVDS fIN = 10 MHz ADS4142 (65 MSPS) 73.9 dBFS
ADS4145 (125 MSPS) 73.7
fIN = 70 MHz ADS4142 (65 MSPS) 73.5
ADS4145 (125 MSPS) 73.4
fIN = 100 MHz ADS4142 (65 MSPS) 73.2
ADS4145 (125 MSPS) 73.1
fIN = 170 MHz ADS4142 (65 MSPS) 69 72.4
ADS4145 (125 MSPS) 70 72.2
fIN = 300 MHz ADS4142 (65 MSPS) 70.5
ADS4145 (125 MSPS) 71.3
SINAD Signal-to-noise and distortion ratio, LVDS fIN = 10 MHz ADS4142 (65 MSPS) 73.5 dBFS
ADS4145 (125 MSPS) 73.2
fIN = 70 MHz ADS4142 (65 MSPS) 73.3
ADS4145 (125 MSPS) 73
fIN = 100 MHz ADS4142 (65 MSPS) 73
ADS4145 (125 MSPS) 72.6
fIN = 170 MHz ADS4142 (65 MSPS) 68 72.3
ADS4145 (125 MSPS) 69 71.8
fIN = 300 MHz ADS4142 (65 MSPS) 69.2
ADS4145 (125 MSPS) 70.6
SFDR Spurious-free dynamic range fIN = 10 MHz ADS4142 (65 MSPS) 87 dBc
ADS4145 (125 MSPS) 86
fIN = 70 MHz ADS4142 (65 MSPS) 86.5
ADS4145 (125 MSPS) 85.5
fIN = 100 MHz ADS4142 (65 MSPS) 87
ADS4145 (125 MSPS) 82
fIN = 170 MHz ADS4142 (65 MSPS) 71 85
ADS4145 (125 MSPS) 72.5 81.5
fIN = 300 MHz ADS4142 (65 MSPS) 72.5
ADS4145 (125 MSPS) 77
THD Total harmonic distortion fIN = 10 MHz ADS4142 (65 MSPS) 84 dBc
ADS4145 (125 MSPS) 83
fIN = 70 MHz ADS4142 (65 MSPS) 84
ADS4145 (125 MSPS) 83.5
fIN = 100 MHz ADS4142 (65 MSPS) 84
ADS4145 (125 MSPS) 81
fIN = 170 MHz ADS4142 (65 MSPS) 69.5 82.5
ADS4145 (125 MSPS) 70.5 80
fIN = 300 MHz ADS4142 (65 MSPS) 72.5
ADS4145 (125 MSPS) 75.5
HD2 Second-order harmonic distortion fIN = 10 MHz ADS4142 (65 MSPS) 88 dBc
ADS4145 (125 MSPS) 87
fIN = 70 MHz ADS4142 (65 MSPS) 87
ADS4145 (125 MSPS) 85.5
fIN = 100 MHz ADS4142 (65 MSPS) 88
ADS4145 (125 MSPS) 82
fIN = 170 MHz ADS4142 (65 MSPS) 71 87
ADS4145 (125 MSPS) 72.5 84
fIN = 300 MHz ADS4142 (65 MSPS) 72.5
ADS4145 (125 MSPS) 77
HD3 Third-order harmonic distortion fIN = 10 MHz ADS4142 (65 MSPS) 87 dBc
ADS4145 (125 MSPS) 86
fIN = 70 MHz ADS4142 (65 MSPS) 86.5
ADS4145 (125 MSPS) 87
fIN = 100 MHz ADS4142 (65 MSPS) 87
ADS4145 (125 MSPS) 85
fIN = 170 MHz ADS4142 (65 MSPS) 71 85
ADS4145 (125 MSPS) 72.5 81.5
fIN = 300 MHz ADS4142 (65 MSPS) 85
ADS4145 (125 MSPS) 84
Worst spur
(other than second and third harmonics)		 fIN = 10 MHz ADS4142 (65 MSPS) 96 dBc
ADS4145 (125 MSPS) 95
fIN = 70 MHz 95
fIN = 100 MHz ADS4142 (65 MSPS) 94
ADS4145 (125 MSPS) 95
fIN = 170 MHz ADS4142 (65 MSPS) 77.5 92
ADS4145 (125 MSPS) 78.5 91
fIN = 300 MHz ADS4142 (65 MSPS) 87
ADS4145 (125 MSPS) 88
IMD Two-tone intermodulation distortion f1 = 100 MHz, f2 = 105 MHz,
each tone at –7 dBFS		 ADS4142 (65 MSPS) 88.5 dBFS
ADS4145 (125 MSPS) 87.5
Input overload recovery Recovery to within 1% (of final value) for 6-dB overload with sine-wave input 1 Clock cycles
PSRR AC power-supply rejection ratio For 100-mVPP signal on AVDD supply, up to 10 MHz > 30 dB
ENOB Effective number of bits fIN = 170 MHz ADS4142 (65 MSPS) 11.5 LSBs
ADS4145 (125 MSPS) 11.3
DNL Differential nonlinearity fIN = 170 MHz –0.95 ±0.5 1.7 LSBs
INL Integrated nonlinearity fIN = 170 MHz ±1.5 ±4.5 LSBs

7.7 Electrical Characteristics: General

Typical values are at 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, 50% clock duty cycle, and 0-dB gain, unless otherwise noted. Minimum and maximum values are across the full temperature range: TMIN = –40°C to TMAX = 85°C, AVDD = 1.8 V, and DRVDD = 1.8 V.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
ANALOG INPUTS
Differential input voltage 2 VPP
Differential input resistance At dc, see Figure 106 > 1 MΩ
Differential input capacitance See Figure 107 4 pF
Analog input bandwidth 550 MHz
Analog input common-mode current (per input pin) 0.6 µA/MSPS
VCM Common-mode output voltage 0.95 V
VCM output current capability 4 mA
DC ACCURACY
Offset error –15 2.5 15 mV
Temperature coefficient of offset error 0.003 mV/°C
EGREF Gain error as a result of internal reference inaccuracy alone –2 2 %FS
EGCHAN Gain error of channel alone –0.2 %FS
Temperature coefficient of EGCHAN 0.001 Δ%/°C
POWER SUPPLY
IAVDD Analog supply current ADS4122, ADS4142 (65 MSPS) 42 55 mA
ADS4125, ADS4145 (125 MSPS) 62 75
IDRVDD(2) Output buffer supply current, LVDS interface with 100-Ω external termination, low LVDS swing (200 mV) ADS4122, ADS4142 (65 MSPS) 28.5 mA
ADS4125, ADS4145 (125 MSPS) 35.5
Output buffer supply current, LVDS interface with 100-Ω external termination, standard LVDS swing (350 mV) ADS4122, ADS4142 (65 MSPS) 40 53
ADS4125, ADS4145 (125 MSPS) 48 57
Output buffer supply current(2)(1), CMOS interface(1), 8-pF external load capacitance,
fIN = 2.5 MHz		 ADS4122, ADS4142 (65 MSPS) 15
ADS4125, ADS4145 (125 MSPS) 23
Analog power ADS4122, ADS4142 (65 MSPS) 76 mW
ADS4122, ADS4142 (125 MSPS) 112
Digital power, LVDS interface, low LVDS swing ADS4122, ADS4142 (65 MSPS) 52 mW
ADS4122, ADS4142 (125 MSPS) 66.5
Digital power, CMOS interface(1), 8-pF external load capacitance, fIN = 2.5 MHz ADS4122, ADS4142 (65 MSPS) 27 mW
ADS4122, ADS4142 (125 MSPS) 41.5
Global power-down 10 15 mW
Standby ADS4122, ADS4142 (65 MSPS) 105 mW
ADS4122, ADS4142 (125 MSPS) 130
(1) In CMOS mode, the DRVDD current scales with the sampling frequency, the load capacitance on output pins, input frequency, and the supply voltage (see the CMOS Interface Power Dissipation section in the Application Information).
(2) The maximum DRVDD current with CMOS interface depends on the actual load capacitance on the digital output lines. Note that the maximum recommended load capacitance on each digital output line is 10 pF.

7.8 Digital Characteristics

Typical values are at 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, and 50% clock duty cycle for the ADS4122, ADS4125, ADS4142, and ADS4145, unless otherwise noted. Minimum and maximum values are across the full temperature range: TMIN = –40°C to TMAX = 85°C, AVDD = 1.8 V, and DRVDD = 1.8 V.
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
DIGITAL INPUTS (RESET, SCLK, SDATA, SEN, OE)
High-level input voltage RESET, SCLK, SDATA, and SEN support 1.8-V and 3.3-V CMOS logic levels 1.3 V
Low-level input voltage 0.4 V
High-level input voltage OE only supports 1.8-V CMOS logic levels 1.3 V
Low-level input voltage 0.4 V
High-level input current: SDATA, SCLK(1) VHIGH = 1.8 V 10 µA
High-level input current: SEN VHIGH = 1.8 V 0 µA
Low-level input current: SDATA, SCLK VLOW = 0 V 0 µA
Low-level input current: SEN VLOW = 0 V –10 µA
DIGITAL OUTPUTS (CMOS INTERFACE: D0 TO D13, OVR_SDOUT)
High-level output voltage DRVDD – 0.1 DRVDD V
Low-level output voltage 0 0.1 V
DIGITAL OUTPUTS (LVDS INTERFACE: DA0P/M TO DA13P/M, DB0P/M TO DB13P/M, CLKOUTP/M)
High-level output voltage(2) VODH Standard swing LVDS 270 350 430 mV
Low-level output voltage(2) VODL Standard swing LVDS –430 –350 –270 mV
High-level output voltage(2) VODH Low swing LVDS 200 mV
Low-level output voltage(2) VODL Low swing LVDS –200 mV
Output common-mode voltage VOCM 0.85 1.05 1.25 V
(1) SDATA and SCLK have an internal 180-kΩ pull-down resistor.
(2) With an external 100-Ω termination.

7.9 Timing Requirements: LVDS and CMOS Modes(1)

Typical values are at 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, sampling frequency = 125 MSPS, sine wave input clock, CLOAD = 5 pF(2), and RLOAD = 100 Ω(3), unless otherwise noted. Minimum and maximum values are across the full temperature range: TMIN = –40°C to TMAX = 85°C, AVDD = 1.8 V, and DRVDD = 1.7 V to 1.9 V.
MIN TYP MAX UNIT
GENERAL
tA Aperture delay 0.6 0.8 1.2 ns
Variation of aperture delay between two devices at the same temperature and DRVDD supply ±100 ps
tJ Aperture jitter 100 fS rms
Wakeup time: Time to valid data after coming out of STANDBY mode 5 25 µs
Time to valid data after coming out of PDN GLOBAL mode 100 500 µs
ADC latency(4): Low-latency mode (default after reset) 10 Clock cycles
Low-latency mode disabled (gain enabled, offset correction disabled) 16 Clock cycles
Low-latency mode disabled (gain and offset correction enabled) 17 Clock cycles
DDR LVDS MODE(5)(6)
tSU Data setup time(3): data valid(7) to zero-crossing of CLKOUTP 2.3 3 ns
tH Data hold time(3): zero-crossing of CLKOUTP to data becoming invalid(7) 0.35 0.6 ns
tPDI Clock propagation delay: input clock rising edge cross-over to output clock rising edge cross-over, sampling frequency ≤ 125 MSPS 3 4.2 5.4 ns
Variation of tPDI between two devices at the same temperature and DRVDD supply ±0.6 ns
LVDS bit clock duty cycle of differential clock, (CLKOUTP – CLKOUTM), sampling frequency ≤ 125 MSPS 48%
tRISE, tFALL Data rise time, data fall time: rise time measured from –100 mV to 100 mV, fall time measured from 100 mV to –100 mV, sampling frequency ≤ 125 MSPS 0.14 ns
tCLKRISE, tCLKFALL Output clock rise time, output clock fall time rise time measured from –100 mV to 100 mV, fall time measured from 100 mV to –100 mV, sampling frequency ≤ 125 MSPS 0.14 ns
tOE Output enable (OE) to data delay: time to valid data after OE becomes active 50 100 ns
PARALLEL CMOS MODE(8)
tSETUP Data setup time: data valid(9) to 50% of CLKOUT rising edge 3.1 3.7 ns
tHOLD Data hold time: 50% of of CLKOUT rising edge to data becoming invalid(9) 3.2 4 ns
tPDI Clock propagation delay: input clock rising edge cross-over to 50% of output clock rising edge, sampling frequency ≤ 125 MSPS 4 5.5 7 ns
Output clock duty cycle of output clock, CLKOUT, sampling frequency ≤ 125 MSPS 47%
tRISE, tFALL Data rise time, data fall time: rise time measured from 20% to 80% of DRVDD, fall time measured from 80% to 20% of DRVDD, sampling frequency ≤ 125 MSPS 0.35 ns
tCLKRISE, tCLKFALL Output clock rise time, output clock fall time: rise time measured from 20% to 80% of DRVDD, fall time measured from 80% to 20% of DRVDD, sampling frequency ≤ 125 MSPS 0.35 ns
tOE Output enable (OE) to data delay: time to valid data after OE becomes active 20 40 ns
(1) Timing parameters are ensured by design and characterization but are not production tested.
(2) CLOAD is the effective external single-ended load capacitance between each output pin and ground.
(3) RLOAD is the differential load resistance between the LVDS output pair.
(4) At higher frequencies, tPDI is greater than one clock period and overall latency = ADC latency + 1.
(5) Measurements are done with a transmission line of 100-Ω characteristic impedance between the device and the load. Setup and hold time specifications take into account the effect of jitter on the output data and clock.
(6) The LVDS timings are unchanged for low latency disabled and enabled.
(7) Data valid refers to a logic high of 100 mV and a logic low of –100 mV.
(8) Low latency mode enabled.
(9) Data valid refers to a logic high of 1.25 V and a logic low of 0.54 V.

7.10 Serial Interface Timing Characteristics

Typical values at 25°C, minimum and maximum values across the full temperature range: TMIN = –40°C to TMAX = 85°C, AVDD = 1.8 V, and DRVDD = 1.8 V, unless otherwise noted.
PARAMETER MIN TYP MAX UNIT
fSCLK SCLK frequency (equal to 1/tSCLK) > dc 20 MHz
tSLOADS SEN to SCLK setup time 25 ns
tSLOADH SCLK to SEN hold time 25 ns
tDSU SDATA setup time 25 ns
tDH SDATA hold time 25 ns

7.11 Reset Timing Requirements

Typical values at 25°C and minimum and maximum values across the full temperature range: TMIN = –40°C to TMAX = 85°C, unless otherwise noted.
MIN TYP MAX UNIT
t1 Power-on delay from power-up of AVDD and DRVDD to RESET pulse active 1 ms
t2 Reset pulse duration of active RESET signal that resets the serial registers 10 ns
1(1) µs
t3 Delay from RESET disable to SEN active 100 ns
(1) The reset pulse is needed only when using the serial interface configuration. If the pulse width is greater than 1µs, the device could enter the parallel configuration mode briefly and then return back to serial interface mode.

7.12 Timing Characteristics at Lower Sampling Frequencies

SAMPLING FREQUENCY (MSPS) tsu, SETUP TIME th, HOLD TIME tPDI, CLOCK PROPAGATION DELAY UNIT
MIN TYP MAX MIN TYP MAX MIN TYP MAX
DDR LVDS ns
65 5.5 6.5 0.35 0.6 ns
80 4.5 5.2 0.35 0.6 ns
CMOS (LOW LATENCY ENABLED)(1) ns
65 6.5 7.5 6.5 7.5 4 5.5 7 ns
80 5.4 6 5.4 6 4 5.5 7 ns
CMOS (LOW LATENCY DISABLED)(1) ns
65 6 7 7 8 4 5.5 7 ns
80 4.8 5.5 5.7 6.5 4 5.5 7 ns
125 2.5 3.2 3.5 4.3 4 5.5 7 ns
(1) Timing specified with respect to output clock
ADS4122 ADS4125 ADS4142 ADS4145 tim_lvds_vo_level_bas483.gif

NOINDENT:

With external 100-Ω termination.
Figure 1. LVDS Output Voltage Levels
ADS4122 ADS4125 ADS4142 ADS4145 tim_latency_mode_bas483.gif

NOINDENT:

ADC latency in low-latency mode. At higher sampling frequencies, tDPI is greater than one clock cycle which then makes the overall latency = ADC latency + 1.

NOINDENT:

E = Even bits (D0, D2, D4, and so forth). O = Odd bits (D1, D3, D5, and so forth).
Figure 2. Latency Diagram
ADS4122 ADS4125 ADS4142 ADS4145 tim_lvds_mode_bas483.gif

NOINDENT:

Dn = bits D0, D2, D4, and so forth. Dn + 1 = Bits D1, D3, D5, and so forth.
Figure 3. LVDS Mode Timing
ADS4122 ADS4125 ADS4142 ADS4145 tim_latency_bas483.gif

NOINDENT:

Dn = bits D0, D1, D2, and so forth.
Figure 4. CMOS Mode Timing
ADS4122 ADS4125 ADS4142 ADS4145 tim_serial_iface_bas483.gif Figure 5. Serial Interface Timing
ADS4122 ADS4125 ADS4142 ADS4145 tim_reset_bas483.gif

NOINDENT:

A high pulse on the RESET pin is required in the serial interface mode in case of initialization through hardware reset. For parallel interface operation, RESET must be permanently tied high.
Figure 6. Reset Timing Diagram

7.13 Typical Characteristics: ADS4122

At 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum-rated sampling frequency, sine wave input clock, 1.5-VPP differential clock amplitude, 50% clock duty cycle, –1-dBFS differential analog input, 0-dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.
ADS4122 ADS4125 ADS4142 ADS4145 tc_4122_fft_20m_bas520.png Figure 7. FFT for 20-MHz Input Signal
ADS4122 ADS4125 ADS4142 ADS4145 tc_4122_fft_300m_bas520.png Figure 9. FFT for 300-MHz Input Signal
ADS4122 ADS4125 ADS4142 ADS4145 tc_4122_2tone_36amp_bas520.png Figure 11. FFT for Two-Tone Input Signal
ADS4122 ADS4125 ADS4142 ADS4145 tc_4122_snr-fin_bas520.png Figure 13. SNR vs Input Frequency
ADS4122 ADS4125 ADS4142 ADS4145 tc_4122_sinad-g_fin_bas520.png Figure 15. SINAD Across Gain and Input Frequency
ADS4122 ADS4125 ADS4142 ADS4145 tc_4122_perf-inamp_1tone_150m_bas520.png Figure 17. Performance Across Input Amplitude
(Single Tone)
ADS4122 ADS4125 ADS4142 ADS4145 tc_4122_sfdr-tmp_avdd_bas520.png Figure 19. SFDR Across Temperature vs AVDD Supply
ADS4122 ADS4125 ADS4142 ADS4145 tc_4122_perf-drvdd_bas520.png Figure 21. Performance Across DRVDD Supply Voltage
ADS4122 ADS4125 ADS4142 ADS4145 tc_4122_perf-inamp_150m_bas520.png Figure 23. Performance Across Input Clock Amplitude
ADS4122 ADS4125 ADS4142 ADS4145 tc_4122_fft_170m_bas520.png Figure 8. FFT for 170-MHz Input Signal
ADS4122 ADS4125 ADS4142 ADS4145 tc_4122_2tone_7amp_bas520.png Figure 10. FFT for Two-Tone Input Signal
ADS4122 ADS4125 ADS4142 ADS4145 tc_4122_sfdr-fin_bas520.png Figure 12. SFDR vs Input Frequency
ADS4122 ADS4125 ADS4142 ADS4145 tc_4122_sfdr-g_fin_bas520.png Figure 14. SFDR Across Gain and Input Frequency
ADS4122 ADS4125 ADS4142 ADS4145 tc_4122_perf-inamp_1tone_40m_bas520.png Figure 16. Performance Across Input Amplitude
(Single Tone)
ADS4122 ADS4125 ADS4142 ADS4145 tc_4122_perf-vcm_bas520.png Figure 18. Performance vs Input Common-Mode Voltage
ADS4122 ADS4125 ADS4142 ADS4145 tc_4122_snr-tmp_avdd_bas520.png Figure 20. SNR Across Temperature vs AVDD Supply
ADS4122 ADS4125 ADS4142 ADS4145 tc_4122_perf-inamp_40m_bas520.png Figure 22. Performance Across Input Clock Amplitude
ADS4122 ADS4125 ADS4142 ADS4145 tc_4122_snr-clk_dcy_bas520.png Figure 24. Performance Across Input Clock Duty Cycle

7.14 Typical Characteristics: ADS4125

At 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum-rated sampling frequency, sine wave input clock, 1.5-VPP differential clock amplitude, 50% clock duty cycle, –1-dBFS differential analog input, 0-dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.
ADS4122 ADS4125 ADS4142 ADS4145 tc_4125_fft_20m_bas520.png Figure 25. FFT for 20-MHz Input Signal
ADS4122 ADS4125 ADS4142 ADS4145 tc_4125_fft_300m_bas520.png Figure 27. FFT for 300-MHz Input Signal
ADS4122 ADS4125 ADS4142 ADS4145 tc_4125_2tone_36amp_bas520.png Figure 29. FFT for Two-Tone Input Signal
ADS4122 ADS4125 ADS4142 ADS4145 tc_4125_snr-fin_bas520.png Figure 31. SNR vs Input Frequency
ADS4122 ADS4125 ADS4142 ADS4145 tc_4125_sinad-g_fin_bas520.png Figure 33. SINAD Across Gain and Input Frequency
ADS4122 ADS4125 ADS4142 ADS4145 tc_4125_perf-inamp_1tone_150m_bas520.png Figure 35. Performance Across Input Amplitude
(Single Tone)
ADS4122 ADS4125 ADS4142 ADS4145 tc_4125_sfdr-tmp_avdd_bas520.png Figure 37. SFDR Across Temperature vs AVDD Supply
ADS4122 ADS4125 ADS4142 ADS4145 tc_4125_perf-drvdd_bas520.png Figure 39. Performance Across DRVDD Supply Voltage
ADS4122 ADS4125 ADS4142 ADS4145 tc_4125_perf-inamp_150m_bas520.png Figure 41. Performance Across Input Clock Amplitude
ADS4122 ADS4125 ADS4142 ADS4145 tc_4125_fft_170m_bas520.png Figure 26. FFT for 170-MHz Input Signal
ADS4122 ADS4125 ADS4142 ADS4145 tc_4125_2tone_7amp_bas520.png Figure 28. FFT for Two-Tone Input Signal
ADS4122 ADS4125 ADS4142 ADS4145 tc_4125_sfdr-fin_bas520.png Figure 30. SFDR vs Input Frequency
ADS4122 ADS4125 ADS4142 ADS4145 tc_4125_sfdr-g_fin_bas520.png Figure 32. SFDR Across Gain and Input Frequency
ADS4122 ADS4125 ADS4142 ADS4145 tc_4125_perf-inamp_1tone_40m_bas520.png Figure 34. Performance Across Input Amplitude
(Single Tone)
ADS4122 ADS4125 ADS4142 ADS4145 tc_4125_perf-vcm_bas520.png Figure 36. Performance vs Input Common-Mode Voltage
ADS4122 ADS4125 ADS4142 ADS4145 tc_4125_snr-tmp_avdd_bas520.png Figure 38. SNR Across Temperature vs AVDD Supply
ADS4122 ADS4125 ADS4142 ADS4145 tc_4125_perf-inamp_40m_bas520.png Figure 40. Performance Across Input Clock Amplitude
ADS4122 ADS4125 ADS4142 ADS4145 tc_4125_snr-clk_dcy_bas520.png Figure 42. SNR Across Input Clock Duty Cycle

7.15 Typical Characteristics: ADS4142

At 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum-rated sampling frequency, sine wave input clock, 1.5-VPP differential clock amplitude, 50% clock duty cycle, –1-dBFS differential analog input, 0-dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.
ADS4122 ADS4125 ADS4142 ADS4145 tc_4142_fft_20m_bas520.png Figure 43. FFT for 20-MHz Input Signal
ADS4122 ADS4125 ADS4142 ADS4145 tc_4142_fft_300m_bas520.png Figure 45. FFT for 300-MHz Input Signal
ADS4122 ADS4125 ADS4142 ADS4145 tc_4142_2tone_36amp_bas520.png Figure 47. FFT for Two-Tone Input Signal
ADS4122 ADS4125 ADS4142 ADS4145 tc_4142_snr-fin_bas520.png Figure 49. SNR vs Input Frequency
ADS4122 ADS4125 ADS4142 ADS4145 tc_4142_sinad-g_fin_bas520.png Figure 51. SINAD Across Gain and Input Frequency
ADS4122 ADS4125 ADS4142 ADS4145 tc_4142_perf-inamp_150m_bas520.png Figure 53. Performance Across Input Amplitude
(Single Tone)
ADS4122 ADS4125 ADS4142 ADS4145 tc_4142_sfdr-tmp_avdd_bas520.png Figure 55. SFDR Across Temperature vs AVDD Supply
ADS4122 ADS4125 ADS4142 ADS4145 tc_4142_perf-drvdd_bas520.png Figure 57. Performance Across DRVDD Supply Voltage
ADS4122 ADS4125 ADS4142 ADS4145 tc_4142_perf-dif_clk_150m_bas520.png Figure 59. Performance Across Input Clock Amplitude
ADS4122 ADS4125 ADS4142 ADS4145 tc_4142_inl_bas520.png Figure 61. Integral Nonlinearity
ADS4122 ADS4125 ADS4142 ADS4145 tc_4142_fft_170m_bas520.png Figure 44. FFT for 170-MHz Input Signal
ADS4122 ADS4125 ADS4142 ADS4145 tc_4142_2tone_7amp_bas520.png Figure 46. FFT for Two-Tone Input Signal
ADS4122 ADS4125 ADS4142 ADS4145 tc_4142_sfdr-fin_bas520.png Figure 48. SFDR vs Input Frequency
ADS4122 ADS4125 ADS4142 ADS4145 tc_4142_sfdr-g_fin_bas520.png Figure 50. SFDR Across Gain and Input Frequency
ADS4122 ADS4125 ADS4142 ADS4145 tc_4142_perf-inamp_40m_bas520.png Figure 52. Performance Across Input Amplitude
(Single Tone)
ADS4122 ADS4125 ADS4142 ADS4145 tc_4142_perf-vcm_bas520.png Figure 54. Performance vs Input Common-Mode Voltage
ADS4122 ADS4125 ADS4142 ADS4145 tc_4142_snr-tmp_avdd_bas520.png Figure 56. SNR Across Temperature vs AVDD Supply
ADS4122 ADS4125 ADS4142 ADS4145 tc_4142_perf-dif_clk_40m_bas520.png Figure 58. Performance Across Input Clock Amplitude
ADS4122 ADS4125 ADS4142 ADS4145 tc_4142_perf-clk_dcy_bas520.png Figure 60. Performance Across Input Clock Duty Cycle
ADS4122 ADS4125 ADS4142 ADS4145 tc_4142_histo_noise_bas520.gif Figure 62. Output Noise Histogram
(With Inputs Shorted to VCM)

7.16 Typical Characteristics: ADS4145

At 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum-rated sampling frequency, sine-wave input clock, 1.5-VPP differential clock amplitude, 50% clock duty cycle, –1-dBFS differential analog input, 0-dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.
ADS4122 ADS4125 ADS4142 ADS4145 tc_4145_fft_20m_bas520.png Figure 63. FFT for 20-MHz Input Signal
ADS4122 ADS4125 ADS4142 ADS4145 tc_4145_fft_300m_bas520.png Figure 65. FFT for 300-MHz Input Signal
ADS4122 ADS4125 ADS4142 ADS4145 tc_4145_2tone_36amp_bas520.png Figure 67. FFT for Two-Tone Input Signal
ADS4122 ADS4125 ADS4142 ADS4145 tc_4145_snr-fin_bas520.png Figure 69. SNR vs Input Frequency
ADS4122 ADS4125 ADS4142 ADS4145 tc_4145_sinad-g_fin_bas520.png Figure 71. SINAD Across Gain and Input Frequency
ADS4122 ADS4125 ADS4142 ADS4145 tc_4145_perf-inamp_1tone_150m_bas520.png Figure 73. Performance Across Input Amplitude
(Single Tone)
ADS4122 ADS4125 ADS4142 ADS4145 tc_4145_sfdr-tmp_avdd_bas520.png Figure 75. SFDR Across Temperature vs AVDD Supply
ADS4122 ADS4125 ADS4142 ADS4145 tc_4145_perf-drvdd_bas520.png Figure 77. Performance Across DRVDD Supply Voltage
ADS4122 ADS4125 ADS4142 ADS4145 tc_4145_perf-inamp_150m_bas520.png Figure 79. Performance Across Input Clock Amplitude
ADS4122 ADS4125 ADS4142 ADS4145 tc_4145_inl_bas520.png Figure 81. Integral Nonlinearity
ADS4122 ADS4125 ADS4142 ADS4145 tc_4145_fft_170m_bas520.png Figure 64. FFT for 170-MHz Input Signal
ADS4122 ADS4125 ADS4142 ADS4145 tc_4145_2tone_7amp_bas520.png Figure 66. FFT for Two-Tone Input Signal
ADS4122 ADS4125 ADS4142 ADS4145 tc_4145_sfdr-fin_bas520.png Figure 68. SFDR vs Input Frequency
ADS4122 ADS4125 ADS4142 ADS4145 tc_4145_sfdr-g_fin_bas520.png Figure 70. SFDR Across Gain and Input Frequency
ADS4122 ADS4125 ADS4142 ADS4145 tc_4145_perf-inamp_1tone_40m_bas520.png Figure 72. Performance Across Input Amplitude
(Single Tone)
ADS4122 ADS4125 ADS4142 ADS4145 tc_4145_perf-vcm_bas520.png Figure 74. Performance vs Input Common-Mode Voltage
ADS4122 ADS4125 ADS4142 ADS4145 tc_4145_snr-tmp_avdd_bas520.png Figure 76. SNR Across Temperature vs AVDD Supply
ADS4122 ADS4125 ADS4142 ADS4145 tc_4145_perf-inamp_40m_bas520.png Figure 78. Performance Across Input Clock Amplitude
ADS4122 ADS4125 ADS4142 ADS4145 tc_4145_snr-clk_dcy_bas520.png Figure 80. SNR Across Input Clock Duty Cycle
ADS4122 ADS4125 ADS4142 ADS4145 tc_4145_histo_noise_bas520.gif Figure 82. Output Noise Histogram
(With Inputs Shorted to VCM)

7.17 Typical Characteristics: Common

At 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum-rated sampling frequency, sine-wave input clock, 1.5-VPP differential clock amplitude, 50% clock duty cycle, –1-dBFS differential analog input, 0-dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.
ADS4122 ADS4125 ADS4142 ADS4145 tc_com_cmrr-frq_bas520.png Figure 83. CMRR vs Frequency
ADS4122 ADS4125 ADS4142 ADS4145 tc_com_pwr-sr_bas520.png Figure 85. Power vs Sample Rate
ADS4122 ADS4125 ADS4142 ADS4145 tc_com_psrr-frq_bas520.png Figure 84. PSRR vs Frequency
ADS4122 ADS4125 ADS4142 ADS4145 tc_com_drvdd-sr_bas520.png Figure 86. DRVDD Current vs Sample Rate

7.18 Typical Characteristics: Contour

At 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum-rated sampling frequency, sine-wave input clock, 1.5-VPP differential clock amplitude, 50% clock duty cycle, –1-dBFS differential analog input, 0-dB gain, low-latency mode, DDR LVDS output interface, and 32k-point FFT, unless otherwise noted.
ADS4122 ADS4125 ADS4142 ADS4145 tc_cont_sfdr_0db_bas520.gif Figure 87. SFDR Across Input and Sampling Frequencies (0-dB Gain)
ADS4122 ADS4125 ADS4142 ADS4145 tc_cont_414x_snr_0db_bas520.gif Figure 89. ADS414x: SNR ACROSS Input and Sampling Frequencies (0-dB Gain)
ADS4122 ADS4125 ADS4142 ADS4145 tc_cont_412x_snr_0db_bas520.gif Figure 91. ADS412x SNR Across Input and Sampling Frequencies (0-dB Gain)
ADS4122 ADS4125 ADS4142 ADS4145 tc_cont_sfdr_6db_bas520.gif Figure 88. SFDR Across Input and Sampling Frequencies (6-dB Gain)
ADS4122 ADS4125 ADS4142 ADS4145 tc_cont_414x_snr_6db_bas520.gif Figure 90. ADS414x: SNR Across Input and Sampling Frequencies (6-dB Gain)
ADS4122 ADS4125 ADS4142 ADS4145 tc_cont_412x_snr_6db_bas520.gif Figure 92. ADS412x SNR Across Input and Sampling Frequencies (6-dB Gain)
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |