ZHCSAD3B January   2012  – December 2014 BQ24190 , BQ24192 , BQ24192I

PRODUCTION DATA.  

  1. 1 特性
  2. 2 应用
  3. 3 说明
  4. 4 修订历史记录
  5. 5 说明 （续）
  6. 6 Device Comparison Table
  7. 7 Pin Configuration and Functions
  8. 8 Specifications
    1. 8.1 Absolute Maximum Ratings
    2. 8.2 ESD Ratings
    3. 8.3 Recommended Operating Conditions
    4. 8.4 Thermal Information
    5. 8.5 Electrical Characteristics
    6. 8.6 Typical Characteristics
  9. 9 Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1 Device Power Up
        1. 9.3.1.1 Power-On-Reset (POR)
        2. 9.3.1.2 Power Up from Battery without DC Source
          1. 9.3.1.2.1 BATFET Turn Off
          2. 9.3.1.2.2 Shipping Mode
        3. 9.3.1.3 Power Up from DC Source
          1. 9.3.1.3.1 REGN LDO
          2. 9.3.1.3.2 Input Source Qualification
          3. 9.3.1.3.3 Input Current Limit Detection
          4. 9.3.1.3.4 D+/D- Detection Sets Input Current Limit in bq24190
          5. 9.3.1.3.5 PSEL/OTG Pins Set Input Current Limit in bq24192, bq24192I
          6. 9.3.1.3.6 HIZ State wth 100mA USB Host
          7. 9.3.1.3.7 Force Input Current Limit Detection
        4. 9.3.1.4 Converter Power-Up
        5. 9.3.1.5 Boost Mode Operation from Battery
      2. 9.3.2 Power Path Management
        1. 9.3.2.1 Narrow VDC Architecture
        2. 9.3.2.2 Dynamic Power Management
        3. 9.3.2.3 Supplement Mode
      3. 9.3.3 Battery Charging Management
        1. 9.3.3.1 Autonomous Charging Cycle
        2. 9.3.3.2 Battery Charging Profile
        3. 9.3.3.3 Battery Path Impedance IR Compensation
        4. 9.3.3.4 Thermistor Qualification
          1. 9.3.3.4.1 Cold/Hot Temperature Window
        5. 9.3.3.5 Charging Termination
          1. 9.3.3.5.1 Termination when REG02[0] = 1
          2. 9.3.3.5.2 Termination when REG05[6] = 1
        6. 9.3.3.6 Charging Safety Timer
        7. 9.3.3.7 USB Timer when Charging from USB100mA Source
      4. 9.3.4 Status Outputs (PG, STAT, and INT)
        1. 9.3.4.1 Power Good Indicator (PG)
        2. 9.3.4.2 Charging Status Indicator (STAT)
        3. 9.3.4.3 Interrupt to Host (INT)
      5. 9.3.5 Protections
        1. 9.3.5.1 Input Current Limit on ILIM
        2. 9.3.5.2 Thermal Regulation and Thermal Shutdown
        3. 9.3.5.3 Voltage and Current Monitoring in Buck Mode
          1. 9.3.5.3.1 Input Over-Voltage (ACOV)
          2. 9.3.5.3.2 System Over-Voltage Protection (SYSOVP)
        4. 9.3.5.4 Voltage and Current Monitoring in Boost Mode
          1. 9.3.5.4.1 VBUS Over-Voltage Protection
        5. 9.3.5.5 Battery Protection
          1. 9.3.5.5.1 Battery Over-Current Protection (BATOVP)
          2. 9.3.5.5.2 Charging During Battery Short Protection
          3. 9.3.5.5.3 System Over-Current Protection
      6. 9.3.6 Serial Interface
        1. 9.3.6.1 Data Validity
        2. 9.3.6.2 START and STOP Conditions
        3. 9.3.6.3 Byte Format
        4. 9.3.6.4 Acknowledge (ACK) and Not Acknowledge (NACK)
        5. 9.3.6.5 Slave Address and Data Direction Bit
          1. 9.3.6.5.1 Single Read and Write
          2. 9.3.6.5.2 Multi-Read and Multi-Write
    4. 9.4 Device Functional Modes
      1. 9.4.1 Host Mode and Default Mode
        1. 9.4.1.1 Plug in USB100mA Source with Good Battery
        2. 9.4.1.2 USB Timer when Charging from USB 100-mA Source
    5. 9.5 Register Map
      1. 9.5.1 I2C Registers
        1. 9.5.1.1  Input Source Control Register REG00 (bq24190, bq24192 reset = 00110000, or 30; bq24192I reset = 00111000, or 38)
        2. 9.5.1.2  Power-On Configuration Register REG01 (reset = 00011011, or 1B)
        3. 9.5.1.3  Charge Current Control Register REG02 (bq24190, bq24192 reset = 01100000, or 60; bq24192I reset = 00100000, or 20)
        4. 9.5.1.4  Pre-Charge/Termination Current Control Register REG03 (reset = 00010001, or 11)
        5. 9.5.1.5  Charge Voltage Control Register REG04 (bq24190, bq241192 reset = 10110010, or B2; bq24192I reset = 10011010, or 9A)
        6. 9.5.1.6  Charge Termination/Timer Control Register REG05 (reset = 10011010, or 9A)
        7. 9.5.1.7  IR Compensation / Thermal Regulation Control Register REG06 (reset = 00000011, or 03)
        8. 9.5.1.8  Misc Operation Control Register REG07 (reset = 01001011, or 4B)
        9. 9.5.1.9  System Status Register REG08
        10. 9.5.1.10 Fault Register REG09
        11. 9.5.1.11 Vender / Part / Revision Status Register REG0A (bq24190 reset = 00100011, or 23; bq24192 reset = 00101011, or 2B; bq24192I reset = 00001011, or 0B)
  10. 10Application and Implementation
    1. 10.1 Application Information
    2. 10.2 Typical Application
      1. 10.2.1 Design Requirements
      2. 10.2.2 Detailed Design Procedure
        1. 10.2.2.1 Inductor Selection
        2. 10.2.2.2 Input Capacitor
        3. 10.2.2.3 Output Capacitor
      3. 10.2.3 Application Performance Plots
  11. 11Power Supply Recommendations
  12. 12Layout
    1. 12.1 Layout Guidelines
    2. 12.2 Layout Example
  13. 13器件和文档支持
    1. 13.1 文档支持
      1. 13.1.1 相关文档
    2. 13.2 相关链接
    3. 13.3 商标
    4. 13.4 静电放电警告
    5. 13.5 术语表
  14. 14机械、封装和可订购信息

7 Pin Configuration and Functions

RGE Package
24-Pin VQFN With Exposed Thermal Pad
(Top View)
bq24190 bq24192 bq24192I Pinout1_SLUSAW5.gif
Blue pins indicate difference in pin names/functionality between devices.

Pin Functions

PIN NUMBER TYPE DESCRIPTION
bq24190 bq24192
bq24192I
VBUS VBUS 1,24 P Charger Input Voltage. The internal n-channel reverse block MOSFET (RBFET) is connected between VBUS and PMID with VBUS on source. Place a 1-µF ceramic capacitor from VBUS to PGND and place it as close as possible to IC. (Refer to Application Information Section for details)
D+ – 2 I
Analog		 Positive line of the USB data line pair. D+/D– based USB host/charging port detection. The detection includes data contact detection (DCD) and primary detection in bc1.2.
– PSEL 2 I
Digital		 Power source selection input. High indicates a USB host source and Low indicates an adapter source.
D– – 3 I
Analog		 Negative line of the USB data line pair. D+/D– based USB host/charging port detection. The detection includes data contact detection (DCD) and primary detection in bc1.2.
– PG 3 O
Digital		 Open drain active low power good indicator. Connect to the pull up rail via 10-kΩ resistor. LOW indicates a good input source if the input voltage is between UVLO and ACOV, above SLEEP mode threshold, and current limit is above 30 mA.
STAT STAT 4 O
Digital		 Open drain charge status output to indicate various charger operation. Connect to the pull up rail via 10-kΩ. LOW indicates charge in progress. HIGH indicates charge complete or charge disabled. When any fault condition occurs, STAT pin in bq24190, bq24192 blinks at 1 Hz, and STAT pin in bq24192I has a 10-kΩ resistor to ground.
SCL SCL 5 I
Digital		 I2C Interface clock. Connect SCL to the logic rail through a 10-kΩ resistor.
SDA SDA 6 I/O
Digital		 I2C Interface data. Connect SDA to the logic rail through a 10-kΩ resistor.
INT INT 7 O
Digital		 Open-drain Interrupt Output. Connect the INT to a logic rail via 10-kΩ resistor. The INT pin sends active low, 256-us pulse to host to report charger device status and fault.
OTG OTG 8 I
Digital		 USB current limit selection pin during buck mode, and active high enable pin during boost mode.
In buck mode with USB host (PSEL=High), when OTG = High, IIN limit = 500 mA and when OTG = Low, IIN limit = 100 mA.
The boost mode is activated when the REG01[5:4] = 10 and OTG pin is High.
CE CE 9 I
Digital		 Active low Charge Enable pin. Battery charging is enabled when REG01[5:4] = 01 and CE pin = Low. CE pin must be pulled high or low.
ILIM ILIM 10 I
Analog		 ILIM pin sets the maximum input current limit by regulating the ILIM voltage at 1 V. A resistor is connected from ILIM pin to ground to set the maximum limit as IINMAX = (1V/RILIM) × 530. The actual input current limit is the lower one set by ILIM and by I2C REG00[2:0]. The minimum input current programmed on ILIM pin is 500 mA.
TS1 TS1 11 I
Analog		 Temperature qualification voltage input #1. Connect a negative temperature coefficient thermistor. Program temperature window with a resistor divider from REGN to TS1 to GND. Charge suspends when either TS pin is out of range. Recommend 103AT-2 thermistor.
TS2 TS2 12 I
Analog		 Temperature qualification voltage input #2. Connect a negative temperature coefficient thermistor. Program temperature window with a resistor divider from REGN to TS2 to GND. Charge suspends when either TS pin is out of range. Recommend 103AT-2 thermistor.
BAT BAT 13,14 P Battery connection point to the positive terminal of the battery pack. The internal BATFET is connected between BAT and SYS. Connect a 10 µF closely to the BAT pin.
SYS SYS 15,16 P System connection point. The internal BATFET is connected between BAT and SYS. When the battery falls below the minimum system voltage, switch-mode converter keeps SYS above the minimum system voltage. (Refer to Application Information Section for inductor and capacitor selection.)
PGND PGND 17,18 P Power ground connection for high-current power converter node. Internally, PGND is connected to the source of the n-channel LSFET. On PCB layout, connect directly to ground connection of input and output capacitors of the charger. A single point connection is recommended between power PGND and the analog GND near the IC PGND pin.
SW SW 19,20 O
Analog		 Switching node connecting to output inductor. Internally SW is connected to the source of the n-channel HSFET and the drain of the n-channel LSFET. Connect the 0.047-µF bootstrap capacitor from SW to BTST.
BTST BTST 21 P PWM high side driver positive supply. Internally, the BTST is connected to the anode of the boost-strap diode. Connect the 0.047-µF bootstrap capacitor from SW to BTST.
REGN REGN 22 P PWM low side driver positive supply output. Internally, REGN is connected to the cathode of the boost-strap diode. Connect a 4.7-µF (10-V rating) ceramic capacitor from REGN to analog GND. The capacitor should be placed close to the IC. REGN also serves as bias rail of TS1 and TS2 pins.
PMID PMID 23 O
Analog		 Connected to the drain of the reverse blocking MOSFET and the drain of HSFET. Given the total input capacitance, connect a 1-µF capacitor on VBUS to PGND, and the rest all on PMID to PGND. (Refer to Application Information Section for details)
Thermal Pad – – P Exposed pad beneath the IC for heat dissipation. Always solder thermal pad to the board, and have vias on the thermal pad plane star-connecting to PGND and ground plane for high-current power converter.
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |