ZHCSCH4H June 2013 – November 2016 TPS65132 , TPS65132S
UNLESS OTHERWISE NOTED, this document contains PRODUCTION DATA.
VALUE | UNIT | |||
---|---|---|---|---|
MIN | MAX | |||
Voltage range | CFLY1, EN, ENN, ENP, OUTP, REG, SCL, SDA, SW, SYNC, VIN | –0.3 | 7 | V |
CFLY2, OUTN | –7 | 0.3 | V | |
Continuous total power dissipation | See Thermal Information | |||
Operating junction temperature, TJ | –40 | 150 | °C | |
Operating ambient temperature, TA | –40 | 85 | °C | |
Storage temperature, Tstg | –65 | 150 | °C |
VALUE | UNIT | |||
---|---|---|---|---|
VESD | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins(1) | ±2000 | V | |
Charged device model (CDM) per JEDEC specification JESD22-C101, all pins(2) | ±500 | V |
MIN | TYP | MAX | UNIT | ||
---|---|---|---|---|---|
VIN | Input voltage range | 2.5 | 5.5 | V | |
L | Inductor(1) | 2.2 | 4.7 | µH | |
CIN | Input capacitor(1)(2) | 4.7 | µF | ||
CFLY | Flying capacitor(1)(2) | 2.2 | µF | ||
COUTP, COUTN, CREG | Output capacitors(1)(2) | 4.7 | µF | ||
TA | Operating ambient temperature | –40 | 85 | °C | |
TJ | Operating junction temperature | –40 | 125 | °C |
THERMAL METRIC(1) | TPS65132 | TPS65132 | UNIT | |
---|---|---|---|---|
YFF | RVC | |||
(15) BALLS | (20) PINS | |||
RθJA | Junction-to-ambient thermal resistance | 76.5 | 39.0 | °C/W |
RθJCtop | Junction-to-case (top) thermal resistance | 0.2 | 42.7 | °C/W |
RθJB | Junction-to-board thermal resistance | 44 | 13.6 | °C/W |
ψJT | Junction-to-top characterization parameter | 1.6 | 0.6 | °C/W |
ψJB | Junction-to-board characterization parameter | 43.4 | 13.6 | °C/W |
RθJCbot | Junction-to-case (bottom) thermal resistance | N/A | 3.8 | °C/W |
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
---|---|---|---|---|---|---|
fSCL | SCL clock frequency | Standard mode | 100 | kHz | ||
Fast mode | 400 | kHz | ||||
tLOW | LOW period of the SCL clock | Standard mode | 4.7 | µs | ||
Fast mode | 1.3 | µs | ||||
tHIGH | HIGH period of the SCL clock | Standard mode | 4.0 | µs | ||
Fast mode | 600 | ns | ||||
tBUF | Bus free time between a STOP and START condition | Standard mode | 4.7 | µs | ||
Fast mode | 1.3 | µs | ||||
thd;STA | Hold time for a repeated START condition | Standard mode | 4.0 | µs | ||
Fast mode | 600 | ns | ||||
tsu;STA | Setup time for a repeated START condition | Standard mode | 4.7 | µs | ||
Fast mode | 600 | ns | ||||
tsu;DAT | Data setup time | Standard mode | 250 | ns | ||
Fast mode | 100 | ns | ||||
thd;DAT | Data hold time | Standard mode | 0.05 | 3.45 | µs | |
Fast mode | 0.05 | 0.9 | µs | |||
tRCL1 | Rise time of SCL signal after a repeated START condition and after an acknowledge bit | Standard mode | 20 + 0.1CB | 1000 | ns | |
Fast mode | 20 + 0.1CB | 1000 | ns | |||
tRCL | Rise time of SCL signal | Standard mode | 20 + 0.1CB | 1000 | ns | |
Fast mode | 20 + 0.1CB | 300 | ns | |||
tFCL | Fall time of SCL signal | Standard mode | 20 + 0.1CB | 300 | ns | |
Fast mode | 20 + 0.1CB | 300 | ns | |||
tRDA | Rise time of SDA signal | Standard mode | 20 + 0.1CB | 1000 | ns | |
Fast mode | 20 + 0.1CB | 300 | ns | |||
tFDA | Fall time of SDA signal | Standard mode | 20 + 0.1CB | 300 | ns | |
Fast mode | 20 + 0.1CB | 300 | ns | |||
tsu;STO | Setup time for STOP condition | Standard mode | 4.0 | µs | ||
Fast mode | 600 | ns | ||||
CB | Capacitive load for SDA and SCL | 0.4 | nF |