ZHCSD24B October   2014  – June 2024 TPS61169

PRODUCTION DATA  

  1.   1
  2. 特性
  3. 应用
  4. 说明
  5. Pin Configuration and Functions
  6. Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information
    5. 5.5 Electrical Characteristics
    6. 5.6 Typical Characteristics
  7. Detailed Description
    1. 6.1 Overview
    2. 6.2 Functional Block Diagram
    3. 6.3 Feature Description
      1. 6.3.1 Soft Start-Up
      2. 6.3.2 Open LED Protection
      3. 6.3.3 Shutdown
      4. 6.3.4 Current Program
      5. 6.3.5 LED Brightness Dimming
      6. 6.3.6 Undervoltage Lockout
      7. 6.3.7 Thermal Foldback and Thermal Shutdown
    4. 6.4 Device Functional Modes
      1. 6.4.1 Operation With CTRL
  8. Application and Implementation
    1. 7.1 Application Information
    2. 7.2 Typical Application
      1. 7.2.1 Design Requirements
      2. 7.2.2 Detailed Design Procedure
        1. 7.2.2.1 Inductor Selection
        2. 7.2.2.2 Schottky Diode Selection
        3. 7.2.2.3 Output Capacitor Selection
        4. 7.2.2.4 LED Current Set Resistor
        5. 7.2.2.5 Thermal Considerations
    3. 7.3 Application Curves
    4. 7.4 Power Supply Recommendations
    5. 7.5 Layout
      1. 7.5.1 Layout Guidelines
      2. 7.5.2 Layout Example
  9. Device and Documentation Support
    1. 8.1 Device Support
    2. 8.2 接收文档更新通知
    3. 8.3 支持资源
    4. 8.4 Trademarks
    5. 8.5 静电放电警告
    6. 8.6 术语表
  10. Revision History
  11. 10Mechanical, Packaging, and Orderable Information

Thermal Information

THERMAL METRIC(1)TPS61169UNIT
DCK (SC70)
5 PINS
RθJAJunction-to-ambient thermal resistance(2)263.8°C/W
RθJC(top)Junction-to-case (top) thermal resistance(3)76.1°C/W
RθJBJunction-to-board thermal resistance(4)51.4°C/W
ψJTJunction-to-top characterization parameter(5)1.1°C/W
ψJBJunction-to-board characterization parameter(6)50.7°C/W
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.
The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
The junction-to-top characterization parameter, ψJT, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining RθJA, using a procedure described in JESD51-2a (sections 6 and 7).
The junction-to-board characterization parameter, ψJB, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining RθJA , using a procedure described in JESD51-2a (sections 6 and 7).