ZHCSE15F July   2015  – May 2018 SN65DP159 , SN75DP159

PRODUCTION DATA.  

  1. 1 特性
  2. 2 应用
  3. 3 说明
    1.     Device Images
      1.      DP159 母板应用结构
      2.      DP159 软件狗应用结构
  4. 4 修订历史记录
  5. 5 说明 （续）
  6. 6 Pin Configuration and Functions
    1.     Pin Functions
  7. 7 Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  ESD Ratings
    3. 7.3  Recommended Operating Conditions
    4. 7.4  Thermal Information
    5. 7.5  Power Supply Electrical Characteristics
    6. 7.6  Differential Input Electrical Characteristics
    7. 7.7  HDMI and DVI TMDS Output Electrical Characteristics
    8. 7.8  AUX, DDC, and I2C Electrical Characteristics
    9. 7.9  HPD Electrical Characteristics
    10. 7.10 HDMI and DVI Main Link Switching Characteristics
    11. 7.11 AUX Switching Characteristics (Only for RGZ Package)
    12. 7.12 HPD Switching Characteristics
    13. 7.13 DDC and I2C Switching Characteristics
    14. 7.14 Typical Characteristics
  8. 8 Parameter Measurement Information
  9. 9 Detailed Description
    1. 9.1 Overview
    2. 9.2 Functional Block Diagram
    3. 9.3 Feature Description
      1. 9.3.1 Reset Implementation
      2. 9.3.2 Operation Timing
      3. 9.3.3 I2C-over-AUX to DDC Bridge (SNx5DP159 48-Pin Package Version Only)
      4. 9.3.4 Input Lane Swap and Polarity Working
      5. 9.3.5 Main Link Inputs
      6. 9.3.6 Main Link Inputs Debug Tools
      7. 9.3.7 Receiver Equalizer
      8. 9.3.8 Termination Impedance Control
      9. 9.3.9 TMDS Outputs
        1. 9.3.9.1 Pre-Emphasis/De-Emphasis
    4. 9.4 Device Functional Modes
      1. 9.4.1 Retimer Mode
      2. 9.4.2 Redriver Mode
      3. 9.4.3 DDC Training for HDMI2.0 Data Rate Monitor
      4. 9.4.4 DDC Functional Description
    5. 9.5 Register Maps
      1. 9.5.1 DP-HDMI Adaptor ID Buffer
      2. 9.5.2 Local I2C Interface Overview
      3. 9.5.3 I2C Control Behavior
      4. 9.5.4 I2C Control and Status Registers
        1. 9.5.4.1 Bit Access Tag Conventions
        2. 9.5.4.2 CSR Bit Field Definitions
          1. 9.5.4.2.1 ID Registers
          2. 9.5.4.2.2 Misc Control
          3. 9.5.4.2.3 HDMI Control
          4. 9.5.4.2.4 Equalization Control Register
          5. 9.5.4.2.5 EyeScan Control Register
  10. 10Application and Implementation
    1. 10.1 Application Information
      1. 10.1.1 Use Case of SNx5DP159
      2. 10.1.2 DDC Pullup Resistors
    2. 10.2 Typical Application
      1. 10.2.1 Design Requirements
      2. 10.2.2 Detailed Design Procedure
      3. 10.2.3 Application Curve
    3. 10.3 System Example
      1. 10.3.1 Compliance Testing
  11. 11Power Supply Recommendations
    1. 11.1 Power Management
  12. 12Layout
    1. 12.1 Layout Guidelines
    2. 12.2 Layout Examples
    3. 12.3 Thermal Considerations
  13. 13器件和文档支持
    1. 13.1 相关链接
    2. 13.2 文档支持
      1. 13.2.1 相关文档
    3. 13.3 接收文档更新通知
    4. 13.4 社区资源
    5. 13.5 商标
    6. 13.6 静电放电警告
    7. 13.7 术语表
  14. 14机械、封装和可订购信息

9.5.4.2.2 Misc Control

Table 7. Misc Control

ADDRESS BIT DEFAULT DESCRIPTION ACCESS
09h 7 1’b0 SWAP_EN: This field enables swapping the input main link lanes
0 – Disable (default)
1 – Enable
Note: field is loaded from SWAP/POL pin; Writes ignored when I2C_EN/PIN = 0		 RWU
6 1’b0 LANE_POLARITY: swaps the input data and clock lanes polarity.
0 – Disabled: No polarity swap
1 – Swaps the input data and clock lane polarity
Note: field is loaded from SWAP/POL pin; Writes ignored when I2C_EN/PIN = 0. This feature is only valid when in retimer mode. 		RWU
5:4 2'b00 Reserved R
3 1’b0 PD_EN
0 – Normal working (default)
1 – Forced power-down by I2C, lowest power state		 RW
2 1’b0 HPD_AUTO_PWRDWN_DISABLE
0 – Automatically enters power down mode based on HPD_SNK (default)
1 – Will not automatically enter power mode based upon HPD_SNK		 RW
1:0 2’b10 I2C_DR_CTL. I2C data rate supported for configuring device
00 – 5-kbps
01 – 10-kbps
10 – 100-kbps (default)
11 – 400-kbps (Note: HPD_AUTO_PWRDWN_DISABLE must be set before enabling 400 Kbps mode) 		RW
0Ah 7 1’b0 Application Mode Selection
0 – Source (default) - Set the adaptive EQ mid point to between 6.5-dB and 7.5-dB
1 – Sink - Sets the adaptive EQ starting point to between 12-dB and 13-dB		 RW
6 1’b0 HPDSNK_GATE_EN: This field sets the functional relationship between HPD_SNK and HPD_SRC.
0 – HPD_SNK passed through to the HPD_SRC (default)
1 – HPD_SNK will not pass through to the HPD_SRC.		 RW
5 1’b1 EQ_ADA_EN: this field enables the equalizer working state.
0 – Fixed EQ
1 – Adaptive EQ (default)
Writes are ignored when I2C_EN/PIN = 0		 RWU
4 1’b1 EQ_EN: this field enables the receiver equalizer.
0 – EQ disabled
1 – EQ enable (default) 		RW
3 1’b1 AUX_BRG_EN: this field enable the AUX bridge working.This is only valid for the 48-pin package.
0 – AUX bridge disable
1 – AUX bridge enable (default) 		RWU
2 1’b0 APPLY_RXTX_CHANGES , Self clearing write-only bit. Writing a 1 to this bit will apply new slew, tx_term, twpst1, eqen, eqadapten, swing, eqftc, eqlev settings to the clock and data lanes. Writes to the respective registers do not take immediate effect. This bit does not need to be written if I2C configuration occurs while OE or hpd_sink are low, I2C power down is active. W
1:0 2’b01 DEV_FUNC_MODE: This field selects the device working function mode.
00 – Redriver mode across full range 250 Mbps to 6-Gbps
01 - Automatic redriver to retimer crossover at 1.0 Gbps (default)
10 - Automatic retimer for HDMI2.0
11 - Retimer mode across full range 250 Mbps to 6-Gbps		 RW
When changing crossover point, need to toggle PD_EN or toggle external HPD_SNK.

Mode Selection Definition: This bit lets the receiver know where the device is located in a system for the purpose of centering the AEQ point. The SNx5DP159 is targeting the source application, so the default value is 0, which will center the EQ at 6.5 to 7.5-dB depending upon TMDS_CLOCK_RATIO_STATUS value, see Table 9. If the SNx5DP159 is in a dock or sink application, the value should be changed to a value of 1, which will center the EQ at 12 to 13-dB depending upon TMDS_CLOCK_RATIO_STATUS value.
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |