ZHCSFZ0D December   2016  – December 2023 DAC38RF80 , DAC38RF83 , DAC38RF84 , DAC38RF85 , DAC38RF90 , DAC38RF93

PRODUCTION DATA  

  1.   1
  2. 1 特性
  3. 2 应用
  4. 3 说明
  5. 4 Device Comparison
  6. 5 Pin Configuration and Functions
  7. 6 Specifications
    1. 6.1  Absolute Maximum Ratings
    2. 6.2  ESD Ratings
    3. 6.3  Recommended Operating Conditions
    4. 6.4  Thermal Information
    5. 6.5  Electrical Characteristics - DC Specifications
    6. 6.6  Electrical Characteristics - Digital Specifications
    7. 6.7  Electrical Characteristics - AC Specifications
    8. 6.8  PLL/VCO Electrical Characteristics
    9. 6.9  Timing Requirements
    10. 6.10 Typical Characteristics
  8. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagrams
    3. 7.3 Feature Description
      1. 7.3.1  SerDes Inputs
      2. 7.3.2  SerDes Rate
      3. 7.3.3  SerDes PLL
      4. 7.3.4  SerDes Equalizer
      5. 7.3.5  JESD204B Descrambler
      6. 7.3.6  JESD204B Frame Assembly
      7. 7.3.7  SYNC Interface
      8. 7.3.8  Single or Dual Link Configuration
      9. 7.3.9  Multi-Device Synchronization
      10. 7.3.10 SYSREF Capture Circuit
      11. 7.3.11 SerDes Test Modes through Serial Programming
      12. 7.3.12 SerDes Test Modes through IEEE 1500 Programming
      13. 7.3.13 Error Counter
      14. 7.3.14 Eye Scan
      15. 7.3.15 JESD204B Pattern Test
      16. 7.3.16 Multiband DUC (multi-DUC)
        1. 7.3.16.1 Multi-DUC input
        2. 7.3.16.2 Interpolation Filters
        3. 7.3.16.3 JESD204B Modes, Interpolation and Clock phase Programming
        4. 7.3.16.4 Digital Quadrature Modulator
        5. 7.3.16.5 Low Power Coarse Resolution Mixing Modes
        6. 7.3.16.6 Inverse Sinc Filter
        7. 7.3.16.7 Summation Block for Dual DUC Modes
      17. 7.3.17 PA Protection Block
      18. 7.3.18 Gain Block
      19. 7.3.19 Output Summation
      20. 7.3.20 Output Delay
      21. 7.3.21 Polarity Inversion
      22. 7.3.22 Temperature Sensor
      23. 7.3.23 Alarm Monitoring
      24. 7.3.24 Differential Clock Inputs
      25. 7.3.25 CMOS Digital Inputs
      26. 7.3.26 DAC Fullscale Output Current
      27. 7.3.27 Current Steering DAC Architecture
      28. 7.3.28 DAC Transfer Function for DAC38RF83, 93, 85
      29. 7.3.29 DAC Transfer Function for DAC38RF80/90/84
    4. 7.4 Device Functional Modes
      1. 7.4.1 Clocking Modes
      2. 7.4.2 PLL Bypass Mode Programming
      3. 7.4.3 Internal PLL/VCO
      4. 7.4.4 CLKOUT
      5. 7.4.5 Serial Peripheral Interface (SPI)
        1. 7.4.5.1 NORMAL (RW)
        2. 7.4.5.2 WRITE_TO_CLEAR (W0C)
        3. 7.4.5.3 Writing to Reserved Bits
    5. 7.5 Register Maps
      1. 7.5.1  Chip Reset and Configuration Register (address = 0x00) [reset = 0x5803]
      2. 7.5.2  IO Configuration Register (address = 0x01) [reset = 0x1800]
      3. 7.5.3  Lane Single Detect Alarm Mask Register (address = 0x02) [reset = 0xFFFF]
      4. 7.5.4  Clock Alarms Mask Register (address = 0x03) [reset = 0xFFFF
      5. 7.5.5  SERDES Loss of Signal Detection Alarms Register (address = 0x04) [reset = 0x0000]
      6. 7.5.6  SYSREF Alignment Circuit Alarms Register (address = 0x05) [reset = variable]
      7. 7.5.7  Temperature Sensor and PLL Loop Voltage Register (address = 0x06) [reset = variable]
      8. 7.5.8  Page Set Register (address = 0x09) [reset = 0x0000]
      9. 7.5.9  SYSREF Align to r1 and r3 Count Register (address = 0x78) [reset = 0x0000]
      10. 7.5.10 SYSREF Phase Count 1 and 2 Register (address = 0x79) [reset = 0x0000]
      11. 7.5.11 SYSREF Phase Count 3 and 4 Register (address = 0x7A) [reset = 0x0000]
      12. 7.5.12 Vendor ID and Chip Version Register (address = 0x7F) [reset = 0x0009]
      13. 7.5.13 Multi-DUC Configuration (PAP, Interpolation) Register (address = 0x0A) [reset = 0x02B0]
      14. 7.5.14 Multi-DUC Configuration (Mixers) Register (address = 0x0C) [reset = 0x2402]
      15. 7.5.15 JESD FIFO Control Register (address = 0x0D)[reset = 0x8000]
      16. 7.5.16 Alarm Mask 1 Register (address = 0x0E) [reset = 0x00FF]
      17. 7.5.17 Alarm Mask 2 Register (address = 0x0F) [reset = 0xFFFF]
      18. 7.5.18 Alarm Mask 3 Register (address = 0x10) [reset = 0xFFFF]
      19. 7.5.19 Alarm Mask 4 Register (address = 0x11) [reset = 0xFFFF]
      20. 7.5.20 JESD Lane Skew Register (address = 0x12) [reset = 0x0000]
      21. 7.5.21 CMIX Configuration Register (address = 0x17) [reset = 0x0000]
      22. 7.5.22 Output Summation and Delay Register (address = 0x19) [reset = 0x0000]
      23. 7.5.23 NCO Phase Path AB Register (address = 0x1C) [reset = 0x0000]
      24. 7.5.24 NCO Phase Path CD Register (address = 0x1D) [reset = 0x0000]
      25. 7.5.25 NCO Frequency Path AB Register (address = 0x1E-0x20) [reset = 0x0000 0000 0000]
      26. 7.5.26 NCO Frequency Path CD Register (address = 0x21-0x23) [reset = 0x0000 0000 0000]
      27. 7.5.27 SYSREF Use for Clock Divider Register (address = 0x24) [reset = 0x0010]
      28. 7.5.28 Serdes Clock Control Register (address = 0x25) [reset = 0x7700]
      29. 7.5.29 Sync Source Control 1 Register (address = 0x27) [reset = 0x1144]
      30. 7.5.30 Sync Source Control 2 Register (address = 0x28) [reset = 0x0000]
      31. 7.5.31 PAP path AB Gain Attenuation Step Register (address = 0x29) [reset = 0x0000]
      32. 7.5.32 PAP path AB Wait Time Register (address = 0x2A) [reset = 0x0000]
      33. 7.5.33 PAP path CD Gain Attenuation Step Register (address = 0x2B) [reset = 0x0000]
      34. 7.5.34 PAP Path CD Wait Time Register (address = 0x2C) [reset = 0x0000]
      35. 7.5.35 PAP path AB Configuration Register (address = 0x2D) [reset = 0x0FFF]
      36. 7.5.36 PAP path CD Configuration Register (address = 0x2E) [reset = 0x0FFF]
      37. 7.5.37 DAC SPI Configuration Register (address = 0x2F) [reset = 0x0000]
      38. 7.5.38 DAC SPI Constant Register (address = 0x30) [reset = 0x0000]
      39. 7.5.39 Gain for path AB Register (address = 0x32) [reset = 0x0400]
      40. 7.5.40 Gain for path CD Register (address = 0x33) [reset = 0x0400]
      41. 7.5.41 JESD Error Counter Register (address = 0x41) [reset = 0x0000]
      42. 7.5.42 JESD ID 1 Register (address = 0x46) [reset = 0x0044]
      43. 7.5.43 JESD ID 2 Register (address = 0x47) [reset = 0x190A]
      44. 7.5.44 JESD ID 3 and Subclass Register (address = 0x48) [reset = 0x31C3]
      45. 7.5.45 JESD Lane Enable Register (address = 0x4A) [reset = 0x0003]
      46. 7.5.46 JESD RBD Buffer and Frame Octets Register (address = 0x4B) [reset = 0x1300]
      47. 7.5.47 JESD K and L Parameters Register (address = 0x4C) [reset = 0x1303]
      48. 7.5.48 JESD M and S Parameters Register (address = 0x4D) [reset = 0x0100]
      49. 7.5.49 JESD N, HD and SCR Parameters Register (address = 0x4E) [reset = 0x0F4F]
      50. 7.5.50 JESD Character Match and Other Register (address = 0x4F) [reset = 0x1CC1]
      51. 7.5.51 JESD Link Configuration Data Register (address = 0x50) [reset = 0x0000]
      52. 7.5.52 JESD Sync Request Register (address = 0x51) [reset = 0x00FF]
      53. 7.5.53 JESD Error Output Register (address = 0x52) [reset = 0x00FF]
      54. 7.5.54 JESD ILA Check 1 Register (address = 0x53) [reset = 0x0100]
      55. 7.5.55 JESD ILA Check 2 Register (address = 0x54) [reset = 0x8E60]
      56. 7.5.56 JESD SYSREF Mode Register (address = 0x5C) [reset = 0x0001]
      57. 7.5.57 JESD Crossbar Configuration 1 Register (address = 0x5F) [reset = 0x0123]
      58. 7.5.58 JESD Crossbar Configuration 2 Register (address = 0x60) [reset = 0x4567]
      59. 7.5.59 JESD Alarms for Lane 0 Register (address = 0x64) [reset = 0x0000]
      60. 7.5.60 JESD Alarms for Lane 1 Register (address = 0x65) [reset = 0x0000]
      61. 7.5.61 JESD Alarms for Lane 2 Register (address = 0x66) [reset = 0x0000]
      62. 7.5.62 JESD Alarms for Lane 3 Register (address = 0x67) [reset = 0x0000]
      63. 7.5.63 JESD Alarms for Lane 4 Register (address = 0x68) [reset = 0x0000]
      64. 7.5.64 JESD Alarms for Lane 5 Register (address = 0x69) [reset = 0x0000]
      65. 7.5.65 JESD Alarms for Lane 6 Register (address = 0x6A [reset = 0x0000]
      66. 7.5.66 JESD Alarms for Lane 7 Register (address = 0x6B) [reset = 0x0000]
      67. 7.5.67 SYSREF and PAP Alarms Register (address = 0x6C) [reset = 0x0000]
      68. 7.5.68 Clock Divider Alarms 1 Register (address = 0x6D) [reset = 0x0000]
      69. 7.5.69 Clock Configuration Register (address = 0x0A) [reset = 0xFC03]
      70. 7.5.70 Sleep Configuration Register (address = 0x0B) [reset = 0x0022]
      71. 7.5.71 Divided Output Clock Configuration Register (address = 0x0C) [reset = 0x2002]
      72. 7.5.72 DAC Fullscale Current Register (address = 0x0D) [reset = 0xF000]
      73. 7.5.73 Internal SYSREF Generator Register (address = 0x10) [reset = 0x0000]
      74. 7.5.74 Counter for Internal SYSREF Generator Register (address = 0x11) [reset = 0x0000]
      75. 7.5.75 SPI SYSREF for Internal SYSREF Generator Register (address = 0x12) [reset = 0x0000]
      76. 7.5.76 Digital Test Signals Register (address = 0x1B) [reset = 0x0000]
      77. 7.5.77 Sleep Pin Control Register (address = 0x23) [reset = 0xFFFF]
      78. 7.5.78 SYSREF Capture Circuit Control Register (address = 0x24) [reset = 0x1000]
      79. 7.5.79 Clock Input and PLL Configuration Register (address = 0x31) [reset = 0x0200]
      80. 7.5.80 PLL Configuration 1 Register (address = 0x32) [reset = 0x0308]
      81. 7.5.81 PLL Configuration 2 Register (address = 0x33) [reset = 0x4018]
      82. 7.5.82 LVDS Output Configuration Register (address = 0x34) [reset = 0x0000]
      83. 7.5.83 Fuse Farm clock divider Register (address = 0x35) [reset = 0x0018]
      84. 7.5.84 Serdes Clock Configuration Register (address = 0x3B) [reset = 0x1802]
      85. 7.5.85 Serdes PLL Configuration Register (address = 0x3C) [reset = 0x8228]
      86. 7.5.86 Serdes Configuration 1 Register (address = 0x3D) [reset = 0x0x0088]
      87. 7.5.87 Serdes Configuration 2 Register (address = 0x3E) [reset = 0x0x0909]
      88. 7.5.88 Serdes Polarity Control Register (address = 0x3F) [reset = 0x0000]
      89. 7.5.89 JESD204B SYNCB OUTPUT Register (address = 0x76) [reset = 0x0000]
  9. 8 Application and Implementation
    1. 8.1 Application Information
      1. 8.1.1 Start-up Sequence
    2. 8.2 Typical Application: Multi-band Radio Frequency Transmitter
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1 Calculating the JESD204B SerDes Rate
        2. 8.2.2.2 Calculating valid JESD204B SYSREF Frequency
      3. 8.2.3 Application Curves
    3. 8.3 Power Supply Recommendations
      1. 8.3.1 Power Supply Sequencing
    4. 8.4 Layout
      1. 8.4.1 Layout Guidelines
      2. 8.4.2 Layout Example
  10. 9 Device and Documentation Support
    1. 9.1 接收文档更新通知
    2. 9.2 支持资源
    3. 9.3 Trademarks
    4. 9.4 静电放电警告
    5. 9.5 术语表
  11. 10Revision History
  12. 11Mechanical, Packaging, and Orderable Information

10 Revision History

Changes from Revision C (July 2017) to Revision D (December 2023)

  • 更新了整个文档中的表格、图和交叉参考的编号格式Go
  • Changed Analog Output: tr, and tf unit value from = ns to ps in the Timing Requirements Go
  • Changed Table 7-4 Go
  • Added 6x and 8x interpolation support to DAC38RF84 inJESD204B Formats for DAC38RFxx tableGo
  • Changed JESD204B frame format for LMFSHd=84111 in Table 7-12 Go
  • Deleted section JESD204B Subclass 0 support Go
  • Added Table 7-38 Go
  • Added description of OUTSUM rounding to Section 7.3.16.7 Go
  • Added section Writing to Reserved Bits Go
  • Changed 0x04 and 0x05 from: 0x0000 to: variable in Table 7-43 Go
  • Added Note 1 to Table 7-43 Go
  • Changed 0x7F from: 0x0008 to: 0x0009 in Table 7-43 Go
  • Changed 0x0D from: 0x8300 to: 0x8000 in Table 7-43 Go
  • Changed 0x0F from: 0x1F83 to: 0xFFFF in Table 7-43 Go
  • Changed 0x32 and 0x33 from: 0x0800 to: 0x0400 in Table 7-43 Go
  • Changed 0x23 from: 0x03F3 to: 0xFFFF in Table 7-43 Go
  • Changed 0x3B from: 0x0002 to: 0x1802 in Table 7-43 Go
  • Changed from: [reset = 0x0000] to: [reset = variable] in Section 7.5.5 Go
  • Changed from: [reset = 0x0000] to: [reset = variable] in Section 7.5.5 Go
  • Changed from: [reset = 0x0008] to: [reset = 0x0009] in Section 7.5.12 Go
  • Changed from: [reset = 0x1300] to: [reset = 0x8000] in Section 7.5.15 Go
  • Changed from: [reset = 0x0000] to: [reset = 0x0400] in Section 7.5.39 Go
  • Changed from: [reset = 0x0000] to: [reset = 0x0400] in Section 7.5.40 Go
  • Changed all bits From R To R/W in Table 7-85 Go
  • Changed all bits From R To R/W in Table 7-86 Go
  • Changed the Description of Bit 3:1 in Table 7-87 Go
  • Changed Bit 1 from: MIN_LATENCY_ENA to: Reserved in Table 7-93 Go
  • Changed the title of Table 7-101 to: JESD Crossbar Configuration 2 Register (JESD_CROSSBAR2)Go
  • Changed the title of Table 7-102 to: JESD Alarms for Lane 0 Register (JESD_ALM_L2)Go
  • Changed the title of Table 7-102 to: JESD Alarms for Lane 5 Register (JESD_ALM_L5)Go
  • Changed from: [reset = 0xF000] to: [reset = 0xFC03] in Section 7.5.69 Go
  • Changed from: [reset = 0x8000] to: [reset = 0x2002] in Section 7.5.71 Go
  • Added Note 1 to Table 7-116 Go
  • Changed the description of Bit 1 from: TBD to: Enables SPI SYSREF for Internal SYSREF Generator in Table 7-116 Go
  • Added Note 1 to Table 7-117 Go
  • Added Note 1 to Table 7-118 Go
  • Changed from: [reset = 0x0002] to: [reset = 0x1802] in Section 7.5.84 Go
  • Changed the reset value of Bit 14:11 from: 0x0 to: 0111 in Table 7-127 Go
  • Changed Bit 4:2 from: BUSWIDTH to: Reserved in Table 7-130 Go
  • Moved the Power Supply Recommendations and Layout sections to the Application and Implementation sectionGo

Changes from Revision B (April 2017) to Revision C (July 2017)

  • 更改了说明 Go
  • 更改了器件信息 表Go
  • Changed from: alarm_out_pol to: alm_out_pol in ALARM pin description in the Pin Functions - DAC38RF83, DAC38RF93, DAC38RF85 tableGo
  • Changed the Description of pins A3, A4, A7, A6, A9, A10, A12, E12, F11, F7, G6, H5, H7, J6, J11 in the Pin Functions - DAC38RF83, DAC38RF93, DAC38RF85 tableGo
  • Changed the description of TXENABLE pin in Pin Functions - DAC38RF83, DAC38RF93, DAC38RF85 tableGo
  • Changed from: alarm_out_pol to: alm_out_pol in ALARM pin description in the Pin Functions - DAC38RF80, DAC38RF90, DAC38RF84 tableGo
  • Changed the Description of pins A3, A4, A7, A6, A9, A10, A12, D8, E8, F11, F7, G6, H5, H7, J6, J11 in the Pin Functions - DAC38RF80, DAC38RF90, DAC38RF84 tableGo
  • Added description to TXENABLE pin in the Pin Functions - DAC38RF80, DAC38RF90, DAC38RF84 tableGo
  • Changed the MAX value of VEE18N rail in Absolute Maximum Ratings from: 0.5 V to: 0.3 VGo
  • Added "Supply Voltage Range" to the Recommended Operating Conditions tableGo
  • Changed DNL typical value from: ±0.5 to: ±3 LSB in the Electrical Characteristics - DC Specifications Go
  • Changed INL typical value from: ±1 to: ±4 LSB in the Electrical Characteristics - DC Specifications Go
  • Added "Reference voltage drift" to the Electrical Characteristics - DC Specifications tableGo
  • Changed the Isolation between DAC A and DAC B TEST CONDITIONS. Set the fOUT = 1856 TYP values from: 74 to: 82 and from: 55 to: 60 , and the fOUT = 3105 MHz values from: 74 to: 73 in the Electrical Characteristics - AC Specifications tableGo
  • Added Isolation vs Output Frequency plot for DAC38RF83/93/95 in the Typical Characteristics sectionGo
  • Added Isolation vs Output Frequency plot for DAC38RF80/90/84 in the Typical Characteristics sectionGo
  • Added MPY value for 16.5x to Table 7-4 Go
  • Changed x to: √ in the JESD204B Formats for DAC38RFxx tableGo
  • Changed JESD204B frame format for LMFSHd=84111 in Table 7-12 Go
  • Changed JESD204B frame format for LMFSHd=44210 in Table 7-14 Go
  • Changed JESD204B frame format for LMFSHd=24410 in Table 7-16 Go
  • Changed JESD204B frame format for LMFSHd=44210 in Table 7-17 Go
  • Changed JESD204B frame format for LMFSHd=88210 in Table 7-18 Go
  • Changed JESD204B frame format for LMFSHd=24410 in Table 7-19 Go
  • Changed JESD204B frame format for LMFSHd=48410 in Table 7-20 Go
  • Changed JESD204B frame format for LMFSHd=24310 in Table 7-21 Go
  • Changed JESD204B frame format for LMFSHd=48310 in Table 7-22 Go
  • Changed Table 7-33 Go
  • Changed register field programming values for LMFSHd=24410 and 24310 in Table 7-36 Go
  • Changed the bit positions of N_M1 register field from: 12-8 to: 4-0 in Table 7-37 Go
  • Changed the bit positions of N_M1' N_M1’ (NPRIME_M1) register field from: 4-0 to: 12-8 in Table 7-37 Go
  • Deleted ISFIRCD_ENA and ISFIR_AB register fields and added ISFIR_ENA register field to the Inverse Sinc Filter sectionGo
  • Changed the description of DAC PLL alarm in Alarm Monitoring Go
  • Added cross reference to MPY values in Table 7-128 Go
  • Changed the enable/disable description for bit [15:13] of Table 7-130 Go
  • Changed the junction temp and loop filter voltage range for PLL tuning in Figure 8-1 Go

Changes from Revision A (February 2017) to Revision B (July 2017)

  • Added VDDE1 rail to Supply Voltage Range in the Absolute Maximum Ratings tableGo
  • Changed subtitle from: LVDS OUTPUT: SYNC1+/-, SYNC2+/- to: LVDS OUTPUT: SYNC0+/-, SYNC1+/- in the Electrical Characteristics - Digital Specifications table Go
  • Added "0 dBFS" amplitude of input digital data in test conditions in the Electrical Characteristics - AC Specifications tableGo
  • Changed the NSD values for -9 dBFS in Electrical Characteristics - AC Specifications tableGo
  • Added the PLL/VCO Electrical Characteristics tableGo
  • Changed from: VCO frequency = 5898.24 MHz to: VCO frequency = 5.9 GHz in Figure 6-43 and Figure 6-44 Go
  • Changed from: measured at 1 GHz to: measured at 1.8 GHz in Figure 6-41 and Figure 6-43 Go
  • Added JESD204B clock phase register setting to Table 7-37 Go
  • Added JESD204B clock phase register setting to Table 7-36 Go
  • Removed descriptions for CLKJESD_DIV register from Table 7-36 Go
  • Added information about the DAC output total current for various full scale current settings in DAC Fullscale Output Current Go
  • Changed the text in the second sentence of the DAC Transfer Function for DAC38RF80/90/84 section Go
  • Changed from BIST_ENA to Reserved in Table 7-57 Go
  • Changed from BIST_ZERO to Reserved in Table 7-57 Go
  • Changed the description of OUTSUM_SEL field in Table 7-65 Go
  • Changed Bit 11 description from "dummy data generation" to "distortion enhancement" in Table 7-112 Go
  • Updated the startup sequence in Figure 8-1 Go

Changes from Revision * (December 2016) to Revision A (February 2017)

  • 更改了特性：频谱性能（片上 PLL、DIFF）Go
  • 将“说明”部分中的“复合输入数据速率为 1.23GSPS/通道”更改为“复合输入数据速率为 1.25GSPS/通道” Go
  • Changed the Pin Configuration image Go
  • Changed the Pin Functions tableGo
  • Changed the Description of SYSREF+ from: "LVPECL SYSREF positive input." to: "LVPECL SYSREF positive input, self biased." in the Pin Functions - DAC38RF83, DAC38RF93, DAC38RF85 tableGo
  • Changed the Pin Configuration image Go
  • Changed the Pin Functions tableGo
  • Added "Transformer (TCM2-452X-2+) loss not de-embedded 2.1 GHz output frequency" to the Full scale output power Test Conditions in Electrical Characteristics - DC Specifications Go
  • Changed Reference output current from: 100 mA to: 100 nA in the Electrical Characteristics - DC Specifications Go
  • Changed the POWER SUPPLY CURRENT AND CONSUMPTION section of the Electrical Characteristics - DC specifications tableGo
  • Updated the typical values for power consumption for all modes in Electrical Characteristics - DC Specifications tableGo
  • Specified the test conditions for Electrical Characteristics - DC Specifications tableGo
  • Added max current and power consumption for operating Mode 1 and Mode 11 Electrical Characteristics - DC Specifications tableGo
  • Changed VI(DPP) from: MIN = 100 V TYP = 800 V to: TYP = 800 mV MAX = 2000 mVin Electrical Characteristics - Digital Specifications tableGo
  • Changed the typical values throughout the Electrical Characteristics - AC Specifications tableGo
  • Changed the NSD Test Conditions in the Electrical Characteristics - AC Specifications tableGo
  • Changed the AC PERFORMANCE – Modulated Signals section Test Conditions in the Electrical Characteristics - AC Specifications tableGo
  • Changed from: LMFSHd = 841 to: LMFSHd = 84111 in the Typical Characteristics conditions statementGo
  • Updated graphs in the Typical Characteristics sectionGo
  • Added: Transformer loss is not de-embedded in Figure 6-37 Go
  • Added: VCO frequency to Figure 6-41 through Figure 6-44 Go
  • Changed text from: 1.25 GSPS complex per channel to: 1.23 GSPS complex per channel in the Description Go
  • Replaced the Functional Block Diagrams, Figure 7-1 through Figure 7-6 Go
  • Updated the max input rate in Table 7-9 Go
  • Updated value of pull up and pull down resistors in Figure 7-26 under Section 7.3.25 Go
  • Changed from: 2 x (DACFS -11) to: 2 mA x (DACFS - 11) in Equation 10 Go
  • Changed text from: "(PFD) and charge pump (CP) is required." to: "(PFD) is approximately 550 MHz." in the Internal PLL/VCO sectionGo
  • Changed Bit 0 of Table 7-124 from: Enables the GSM PLL to: ReservedGo
  • Changed Table 7-126 Go
  • Changed description of SERDES_REFCLK_DIV register field in Table 7-127 Go
  • Changed Bit 12:11, 6:5 and 4:2 of Table 7-130 Go
  • Updated the startup sequence in Figure 8-1 Go
  • Replaced Figure 8-6 Go
千亿体育app官网登录(中国)官方网站IOS/安卓通用版/手机APP | 米乐app下载官网（中国）|ios|Android/通用版APP最新版 | 米乐|米乐·M6（中国大陆）官方网站 | 千亿体育登陆地址 | 华体会体育（中国）HTH·官方网站 | 千赢qy国际_全站最新版千赢qy国际V6.2.14安卓/IOS下载 | 18新利网v1.2.5|中国官方网站 | bob电竞真人（中国官网）安卓/ios苹果/电脑版【1.97.95版下载】 | 千亿体育app官方下载(中国)官方网站IOS/安卓/手机APP下载安装 |