ZHCSG67A March 2017 – December 2018 OPT3001-Q1
PRODUCTION DATA.
The combination of end-of-conversion mode and transparent hysteresis-style comparison mode can also be programmed simultaneously. The behavior of this combination is shown in Table 5.
OPERATION | FLAG HIGH FIELD | FLAG LOW FIELD | INT PIN(1) | CONVERSION READY FIELD |
---|---|---|---|---|
The result register is above the high-limit register for fault count times. See the Result Register and the High-Limit Register for further details. | 1 | 0 | Active | 1 |
The result register is below the low-limit register for fault count times. See the Result Register and the Low-Limit Register for further details. | 0 | 1 | Active | 1 |
The conversion is complete with fault count criterion not met | X | X | Active | 1 |
Configuration register read(3) | X | X | Inactive | 0 |
Configuration register write, M[1:0] = 00b (shutdown) | X | X | X | X |
Configuration register write, M[1:0] > 00b (not shutdown) | X | X | Inactive | 0 |
SMBus alert response protocol | X | X | X | X |