米6体育平台手机版

ZHCSG95 May 2017 ADC32RF42

PRODUCTION DATA.

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

10.1.1 Start-Up Sequence

The steps in Table 116 are recommended as the power-up sequence when the ADC32RF42 is in bypass mode with a 12-bit output (LMFS = 42810).

Table 116. Initialization Sequence

STEP	DESCRIPTION	PAGE, REGISTER ADDRESS AND DATA	COMMENT
1	Supply all supply voltages. There is no required power-supply sequence for the 1.15 V, 1.2 V, and 1.9 V supplies, and can be supplied in any order.	—	—
2	Provide the SYSREF signal.	—	—
3	Pulse a hardware reset (low-to-high-to-low) on pin 48.	—	—
4	Write the register addresses described in the PowerUpConfig file.	See the files located in SBAA226	The Power-up config file contains analog trim registers that are required for best performance of the ADC. Write these registers every time after power up.
5	Write the register addresses mentioned in the ILConfigNyqX_ChA file, where x is the Nyquist zone.	See the files located in SBAA226	Based on the signal band of interest, provide the Nyquist zone information to the device.
6	Write the register addresses mentioned in the ILConfigNyqX_ChB file, where x is the Nyquist zone.	See the files located in SBAA226	This step optimizes device’ performance by reducing interleaving mismatch errors.
6.1	Wait for 50 ms for the device to estimate the interleaving errors.	—	—
7	Depending upon the Nyquist band of operation, choose and write the registers from the appropriate file, NLConfigNyqX_ChA, where x is the Nyquist zone.	See the files located in SBAA226	Third-order nonlinearity of the device is optimized by this step for channel A.
7.1	Depending upon the Nyquist band of operation, choose and write the registers from the appropriate file, NLConfigNyqX_ChB, where x is the Nyquist zone.	See the files located in SBAA226	Third-order nonlinearity of the device is optimized by this step for channel B.
8	Configure the JESD interface and DDC block by writing the registers mentioned in the DDC Config file.	See the files located in SBAA226	Determine the DDC and JESD interface LMFS options. Program these options in this step.

10.1.2 Hardware Reset

Figure 199 and Table 117 show timing information for the hardware reset.

Figure 199. Hardware Reset Timing Diagram

Table 117. Hardware Reset Timing Information

		MIN	UNIT
t₁	Power-on delay from power-up to active high RESET pulse	1	ms
t₂	Reset pulse duration: active high RESET pulse duration	1	µs
t₃	Register write delay from RESET disable to SEN active	100	ns

10.1.3 SNR and Clock Jitter

The signal-to-noise ratio (SNR) of the ADC is limited by three different factors, as shown in Equation 5: quantization noise, thermal noise, and jitter. The quantization noise is typically not noticeable in pipeline converters and is 84 dB for a 14-bit ADC. The thermal noise limits the SNR at low input frequencies and the clock jitter sets the SNR for higher input frequencies.

Equation 5. ADC32RF42 snr_adc_eq_sbas747.gif

Equation 6 calculates the SNR limitation resulting from sample clock jitte:

Equation 6. ADC32RF42 snr_jitter_eq_sbas747.gif

The total clock jitter (T_Jitter) has two components: the internal aperture jitter (90 f_S) is set by the noise of the clock input buffer and the external clock jitter. Use Equation 7 to calculate T_Jitter:

Equation 7. ADC32RF42 total_clck_jitter_sbas747.gif

External clock jitter can be minimized by using high-quality clock sources and jitter cleaners as well as band-pass filters at the clock input. A faster clock slew rate also improves the ADC aperture jitter.

The ADC32RF42 has a thermal noise of approximately 63 dBFS and an internal aperture jitter of 90 f_S. Figure 200 shows an SNR plot with various amounts of external jitter for different input frequencies.

Figure 200. ADC SNR vs Input Frequency and External Clock Jitter

10.1.3.1 External Clock Phase Noise Consideration

Figure 201 shows how external clock jitter can be calculated by integrating the phase noise of the clock source out to approximately two times of the ADC sampling rate (2 × f_S). In order to maximize the ADC SNR, an external band-pass filter is recommended to be used on the clock input. This filter reduces the jitter contribution from the broadband clock phase noise floor by effectively reducing the integration bandwidth to the pass band of the band-pass filter. This method is suitable when estimating the overall ADC SNR resulting from clock jitter at a certain input frequency.

Figure 201. Integration Bandwidth for Extracting Jitter from Clock Phase Noise

However, as shown in Figure 202, when estimating the affect of a nearby blocker (such as a strong in-band interferer to the sensitivity), the phase noise information can be used directly to estimate the noise budget contribution at a certain offset frequency.

Figure 202. Small Wanted Signal in Presence of Interferer

At the sampling instant, the phase noise profile of the clock source convolves with the input signal (for example, the small wanted signal and the strong interferer merge together). If the power of the clock phase noise in the signal band of interest is too large, the wanted signal cannot not be recovered.

The resulting equivalent phase noise at the ADC input is also dependent on the sampling rate of the ADC and frequency of the input signal. Equation 8 describes how the ADC sampling rate scales the clock phase noise.

Equation 8. ADC32RF42 adc_nsd_eq_sbas747.gif

Using this information, the noise contribution resulting from the phase noise profile of the ADC sampling clock can be calculated.

10.1.4 Power Consumption in Different Modes

The ADC32RF42 consumes approximately 4.01 W of power when both channels are active with a 12-bit,
1.5-GSPS output and a DDC option is not used (bypass mode). When different DDC options are used, the power consumption on the DVDD supply changes by a small amount but remains unaffected on other supplies. In the applications requiring just one channel to be active, channel A must be chosen as the active channel and channel B can be powered down. Power consumption reduces to approximately 2.66 W in single-channel operation with a 12-bit, 1.5-GSPS output (bypass mode).

Table 118 shows power consumption in different DDC modes for dual-channel and single-channel operation.

Table 118. Power Consumption in Different DDC Modes

DECIMATION OPTION	ACTIVE CHANNEL	ACTIVE DDC	AVDD1P9 (mA)	AVDD1P2 (mA)	DVDD1P2 (mA)	TOTAL POWER (mW)
Bypass mode	Channel A, B	NA	1150	604	1000	4029.6
Divide-by-4	Channel A, B	Single	1150	604	1148	4199.8
Divide-by-8	Channel A, B	Dual	1142	602	1236	4283.5
Divide-by-8	Channel A, B	Single	1142	601	1025	4039.7
Divide-by-16	Channel A, B	Dual	1142	601	1000	4010.95
Divide-by-16	Channel A, B	Single	1142	599	984	3990.25
Bypass mode	Channel A	NA	631	588	680	2657.1
Divide-by-4	Channel A	Single	630	570	738	2701.2
Divide-by-8	Channel A	Dual	627	568	806	2771.4
Divide-by-8	Channel A	Single	627	561	690	2629.95
Divide-by-16	Channel A	Dual	627	568	770	2730
Divide-by-16	Channel A	Single	627	561	669	2605.8

10.1.5 Using DC Coupling in the ADC32RF42

The ADC32RF42 can be used in dc-coupling applications. However, the following points must be considered when designing the system:

Ensure that the correct common-mode voltage is used at the ADC analog inputs.

The analog inputs are internally self-biased to V_CM through approximately a 33-Ω resistor. The internal biasing resistors also function as a termination resistor. However, if a different termination is required as shown in Figure 203, the external resistor R_TERM can be differentially placed between the analog inputs. The amplifier V_OCM pin is recommended to be driven from the CM pin of the ADC to help the amplifier output common-mode voltage track the required common-mode voltage of the ADC.

Set the INCR CM IMPEDANCE bit to increase the RCM from 0 Ω to > 5000 Ω.

R_DC is approximately 65 Ω.

Figure 203. The ADC32RF42 in a DC-Coupling Application

Ensure that the correct SPI settings are written to the ADC.

As shown in Figure 204, the ADC32RF42 has a digital block that estimates and corrects the offset mismatch among four interleaving ADC cores for a given channel.

Figure 204. Offset Corrector in the ADC32RF42

The offset corrector block nullifies dc, f_S / 8, f_S / 4, 3 f_S / 8, and f_S / 2. The resulting spectrum becomes free from static spurs at these frequencies. The corrector continuously processes the data coming from the interleaving ADC cores and cannot distinguish if the tone at these frequencies is part of signal or if the tone originated from a mismatch among the interleaving ADC cores. Thus, in applications where the signal is present at these frequencies, the offset corrector block can be bypassed.

10.1.5.1 Bypassing the Offset Corrector Block

When the offset corrector is bypassed, offset mismatch among interleaving ADC cores appears in the ADC output spectrum. To correct the effects of mismatch, place the ADC in an idle channel state (no signal at the ADC inputs) and the corrector must be allowed to run for some time to estimate the mismatch, then the corrector is frozen so that the last estimated value is held. Table 119 provides the required register writes.

Table 119. Freezing and Bypassing the Offset Corrector Block

STEP	REGISTER WRITE	COMMENT
STEPS FOR FREEZING THE CORRECTOR BLOCK
1	—	Signal source is turned off. The device detects an idle channel at its input.
2	—	Wait for at least 0.4 ms for the corrector to estimate the internal offset
3	Address 4001h, value 00h	Select Offset Corr Page Channel A
	Address 4002h, value 00h
	Address 4003h, value 00h
	Address 4004h, value 61h
	Address 6068h, value C2h	Freeze the corrector for channel A
	Address 4003h, value 01h	Select Offset Corr Page Channel B
	Address 6068h, value C2h	Freeze the corrector for channel B
4	—	Signal source can now be turned on
STEPS FOR BYPASSING THE CORRECTOR BLOCK
1	Address 4001h, value 00h	—
	Address 4002h, value 00h
	Address 4003h, value 00h
	Address 4004h, value 61h	Select Offset Corr Page Channel A
	Address 6068h, value 46h	Disable the corrector for channel A
	Address 4003h, value 01h	Select Offset Corr Page Channel B
	Address 6068h, value 46h	Disable the corrector for channel B

10.1.5.1.1 Effect of Temperature

Figure 205 and Figure 206 show the behavior of nf_S / 8 tones with respect to temperature when the offset corrector block is frozen or disabled.

Figure 205. Offset Corrector Block Frozen at Room Temperature

Figure 206. Offset Corrector Block Disabled

10.2 Typical Application

The ADC32RF42 is designed for wideband receiver applications demanding high dynamic range over a large input frequency range. Figure 207 shows a typical schematic for an ac-coupled receiver.

Decoupling capacitors with low ESL are recommended to be placed as close as possible at the pins indicated in Figure 207. Additional capacitors can be placed on the remaining power pins.

Figure 207. Typical Application Implementation Diagram

10.2.1 Design Requirements

10.2.1.1 Transformer-Coupled Circuits

Typical applications involving transformer-coupled circuits are discussed in this section. To ensure good amplitude and phase balance at the analog inputs, transformers (such as TC1-1-13 and TC1-1-43) can be used from the dc to 1000-MHz range and from the 1000-MHz to 4-GHz range of input frequencies, respectively. When designing the driving circuits, the ADC input impedance (or S_DD11) must be considered.

By using the simple drive circuit of Figure 208, uniform performance can be obtained over a wide frequency range. The buffers present at the analog inputs of the device help isolate the external drive source from the switching currents of the sampling circuit.

ADC32RF42 ai_input_drive_cir_sbas747.gif

Figure 208. Input Drive Circuit

10.2.2 Detailed Design Procedure

For optimum performance, the analog inputs must be driven differentially. This architecture improves common-mode noise immunity and even-order harmonic rejection. As shown in Figure 208, a small resistor (5 Ω to 10 Ω) in series with each input pin is recommended to damp out ringing caused by package parasitics.

10.2.3 Application Curves

Figure 209 and Figure 210 show the typical performance at 100 MHz and 1850 MHz, respectively.

SFDR = 73 dBc, SNR = 62.4 dBFS,
SINAD = 62 dBFS, THD = 71 dBc,
HD2 = –75 dBFS, HD3 = –78 dBFS,
SFDR (non HD2, HD3) = 85 dBc, IL spur = 81 dBFS

Figure 209. FFT for 100-MHz Input Frequency

SFDR = 70 dBc, SNR = 60.8 dBFS,
SINAD = 60 dBFS, THD = 69 dBc,
HD2 = –72 dBFS, HD3 = –78 dBFS,
SFDR (non HD2, HD3) = 81 dBc, IL spur = 82 dBFS

Figure 210. FFT for 950-MHz Input Frequency