ZHCSGI8A April 2017 – October 2021 ADC12D1620QML-SP
PRODUCTION DATA
Upon power-on, the control pins must be set to the proper configuration per Table 7-9, ensuring the absolute maximum values in Section 6.1 are not violated. This can be done through either pullup and pulldown resistors to VA and VGND or through an FPGA or ASIC. If using an FPGA or ASIC, TI does not recommended writing to the control pins or SPI before power is applied to the ADC12D1620 device.